

A 25–31-GHz 0.98-mW Dual-Ellipse Vector-Summing Variable-Gain Phase Shifter With Current-Reusing Enabling Calibration-Free Orthogonal Phase and Gain Control

Zhe Zhang^{1,2}, Pingda Guan^{1*}, Apisak Worapishet³, Wei Deng², R. Bogdan Staszewski¹, and Teerachot Siriburanon^{1*}
¹University College Dublin, Ireland ²Tsinghua University, China ³Mahanakorn University of Technology, Thailand
 *Email: {pingda.guan, teerachot.siriburanon}@ucd.ie

Abstract—This paper presents a compact sub-mW variable-gain phase shifter (VGPS) for mm-wave beamformers. A dual-ellipse vector summation is proposed to achieve low gain variation during phase shifting, enabling calibration-free orthogonal phase and gain control. Fabricated in 28-nm CMOS, the proposed VGPS achieves a 3-bit gain control and a 6-bit phase shift with rms errors of <0.32 dB and $<1.47^\circ$ from 25 to 31 GHz, respectively. Moreover, thanks to the proposed current-reuse structure with an ultra-compact folded transformer, this work only consumes 0.98 mW and occupies a core area of 0.188 mm².

Keywords—Beamforming, current reuse, folded transformer, mm-wave, phased array, variable-gain phase shifter (VGPS)

I. INTRODUCTION

Phased-array beamformers, widely used in 5G networks and satellite communications, enable high-data-rate and long-range wireless links through beam steering and sidelobe suppression. A critical circuitry in this system is the variable-gain phase shifter (VGPS), which integrates both phase shifter (PS) and gain controller (GC)¹ functionalities.

Among the various reported VGPS topologies, the vector-summing architecture generates the desired vector by weighting quadrature signals in Cartesian coordinates. However, such an interdependent phase and gain control scheme typically requires complex calibration to realize phase-gain orthogonality [1]–[4]. Direct generation in polar coordinates can be achieved through orthogonal DACs; however, nonidealities of complex DACs degrade the orthogonality between PS and GC [4], [5]. Maintaining orthogonal control of phase and gain is crucial to ensure the independent operation of beam steering and sidelobe suppression [6]. The cascaded PS and GC offer better orthogonality by physically separating the gain and phase control [7], but this incurs significant area and power.

Furthermore, there is a growing demand for compact and energy-efficient beamforming systems. The constraint of half-wavelength antenna spacing puts tough restrictions on the area per element, a limitation that becomes particularly significant as operating frequencies increase into mm-wave bands. Meanwhile, in a low-earth-orbit small-satellite-communication phased-array receiver, for instance, each element requires an ultralow power consumption below 4 mW [8]. Therefore, a compact and low-power VGPS is highly desirable. However, achieving both goals is non-trivial, as passive components such




Fig. 1: (a) Block diagram of the proposed VGPS; (b) conventional scheme, and (c) proposed dual-ellipse vector summation for g_m nonlinearity compensation.

as I/Q generators and inter-stage matching networks typically occupy substantial area, while transistor nonlinearities under ultralow power induce significant phase and gain errors. Thus, most prior implementations occupy considerable chip area and consume more than 7 mW [1]–[5], [7], [9].

To address the aforementioned challenges, we propose a compact 25–31 GHz VGPS that enables calibration-free orthogonal phase and gain control with low error while consuming sub-mW power.

II. DUAL-ELLIPSE VECTOR-SUMMING VGPS

A. Current-Reuse and Dual-Ellipse Vector Summation

Fig. 1(a) shows the block diagram of the proposed dual-ellipse vector-summing VGPS, where the PS and GC are separate and cascaded in the ac path but stacked in the dc path for current reuse. To minimize mutual interference and maintain orthogonality, the current through both blocks must remain constant during the phase and gain changes. A Gilbert cell-based common-source (CS) VGA is employed in the PS for its constant total dc current, low phase and gain errors, and low power consumption [1], [4].

For conventional Gilbert cell-based PSs, transistors in the strong inversion region exhibit the opportune relationship between the small-signal transconductance (g_m) and the bias current (I_d) as $g_m \propto \sqrt{I_d}$. Thus, the total transconductance across the I and Q paths satisfies $g_{m,\text{tot}} = \sqrt{g_{mI}^2 + g_{mQ}^2} \propto \sqrt{I_I + I_Q} = \sqrt{I_{\text{tot}}}$. Ideally, $g_{m,\text{tot}}$ remains constant when I_{tot} is fixed and the state points are arranged as a circle on the

¹The GCs refer to circuits such as VGAs and attenuators.




Fig. 2: Operation modes of the ultra-low-power VGA in the PS: (a) higher-gain mode (HG), (b) lower-gain mode (LG); (c) simulated vector constellations of different vector-summation methods with I-VGA and Q-VGA configured in different modes.

vector constellation. However, maintaining strong inversion typically requires approximately 10 mW or more of dc power [4], [5], [9], which is excessive for low-power beamformers. At sub-mW power levels, as necessary in large arrays, transistors enter the weak inversion region where $g_m \propto I_d$, leading to $g_{m,\text{tot}} \propto \sqrt{I_I^2 + I_Q^2} = \sqrt{k^2 + (1-k)^2} \times I_{\text{tot}}$, in which $k = I_I/I_{\text{tot}}$ varies with phase states. This g_m nonlinearity becomes more pronounced when the fraction of the I (or Q) path current is small. As shown in Fig. 1(b), the vector constellation deviates from an ideal circular shape to a rhombus, resulting in significant gain error during phase control.

To address this issue, a dual-ellipse vector summation is proposed to compensate for the g_m nonlinearity caused by the low bias current, as shown in Fig. 1(c). The proposed topology comprises the main Gilbert unit ($7 \times$ size) and the smaller auxiliary Gilbert unit ($1 \times$ size), enabling the operation in higher-gain and lower-gain modes. In the higher-gain mode, the main and auxiliary units operate with the same polarity, as shown in Fig. 2(a), while they operate with the opposite polarities in the lower-gain mode, as shown in Fig. 2(b). The architecture mitigates the g_m nonlinearity particularly when the current ratio in the I (Q) path is small, where the g_m degradation becomes more significant. This is achieved by setting the I (Q) path VGA to a higher-gain mode while configuring the Q (I) path VGA to a lower-gain mode accordingly.

Fig. 2(c) plots the simulated vector constellation of the proposed VGPS when it consumes < 1 mW. The conventional configuration, in which only the higher-gain mode is used, exhibits a gain variation exceeding 1.5 dB. In contrast, when the




Fig. 3: Interstage (INT-MN) and output matching networks (OMN) (a) before and (b) after folding the transformers.




Fig. 4: Folded interstage and output transformers: (a) 3D stacking and (b) planar-view layout.

two VGAs operate in different modes, elliptical constellations aligned with the I or Q axis are formed. By selecting optimized states from both ellipses, a near-octagonal constellation with gain variation reduced to below 1 dB is achieved. A low gain variation enables reduced coupling between PS and GC, leading to improved orthogonality in the proposed VGPS.

B. Folded-Transformer-Based Wideband Matching Networks

The proposed VGPS is a cascade of CS and common-gate (CG) stages to enable the inter-block current-reuse between the dc-wise stacked-up PS and GC, as shown earlier in Fig. 1. Commonly, an inductor would be inserted in series between the CS and CG stages to enhance the gain and reduce the phase variation by resonating out the interstage parasitic capacitance [7], [10]; however, as a 2nd-order network, it exhibits a narrow bandwidth. In this work, an interstage matching network employing a transformer is proposed. It introduces a 4th-order broadband network between the CS and CG stages, boosting the gain, reducing the phase variation, and providing separation between the ac/dc paths over a wide bandwidth.

To save the chip area incurred by the interstage transformer, folded transformers are employed to achieve an ultracompact layout. Fig. 3, Fig. 4(a), and Fig. 4(b) respectively show the schematic, the 3D stacking, and the planar-view layout of the ultracompact folded transformer, where the interstage transformer is twisted into an “8” shape and embedded within the output transformer [11]. The 8-shaped interstage transformer, though overlapped with the output-stage transformer, introduces no interference due to its self-canceling magnetic field. Additionally, the “8” shape’s center axis is slightly shifted to minimize the inter-transformer coupling coefficient, namely the inter-transformer interference. Furthermore, in the 8-shaped interstage transformer, the center taps of the primary




Fig. 5: (a) Detailed schematic, (b) die micrograph, (c) measured rms phase error, and (d) rms gain error of PS under the maximum gain state with/without engaging dual-ellipse vector summation.

and secondary coils are connected locally through M8-M7 vias, realizing current reuse easily without extra routing and thus significantly reducing the IR drop. Consequently, the two transformers effectively occupy the footprint of a single transformer, eliminating the large area penalty typically associated with the conventional two-stage current-reuse designs.

C. Detailed Circuit Implementation

Fig. 5 shows the detailed schematic of the proposed VGPS. The I/Q generator comprises a quadrature hybrid coupler (QHC) and an RC poly-phase filter (PPF), enabling wideband I/Q generation with low amplitude and phase errors and offering a more compact layout compared to the two-stage QHC design [2]. The transistor in the main Gilbert unit of the PS is sized at $19.2\text{-}\mu\text{m}/30\text{-nm}$. The tail current-source transistor is designed with an enlarged size ($128\text{-}\mu\text{m}/300\text{-nm}$) to minimize errors from the current DAC (IDAC). The 7-bit IDAC employs PMOS current sources, with the current diverted through switches into NMOS current mirrors for the I and Q paths. The transistor sizes in the current-steering GC follow the ratio of 1:2:3:4, with the minimum unit size being $1.2\text{-}\mu\text{m}/30\text{-nm}$. Additionally, a fixed unit with a transistor size of $19.2\text{-}\mu\text{m}/30\text{-nm}$ is incorporated to improve the GC precision. During a gain adjustment, the total number and size of transistors switched on/off at the interstage node remain constant, as seen from the GC. Consequently, the parasitic capacitance at the interstage node remains approximately unchanged, which helps to reduce the phase variation in the VGA [10].

III. MEASUREMENT RESULTS

The prototype of the proposed VGPS is implemented in TSMC 28-nm HPC+ CMOS, as shown in Fig. 5(b). Thanks to the folded-transformer technique, the core area is only 0.188 mm^2 , excluding pads and on-chip input balun. Its dc power consumption is 0.98 mW at 0.9 V .

Fig. 5(c) and Fig. 5(d) show the measured rms phase and gain errors of the PS at the maximum gain state, which are




Fig. 6: Measured (a) S_{21} and (b) relative phase of 64 phase-shift states.




Fig. 7: Measured (a) S_{21} and (b) phase variation of gain-control stage.

$<1.30^\circ$ and $<0.30\text{ dB}$ across 25–31 GHz, respectively. This is to be contrasted with the phase and gain error reaching up to 1.76° and 0.48 dB without engaging the g_m compensation by the proposed dual-ellipse vector summation, demonstrating its effectiveness in improving the phase-gain orthogonality.

Fig. 6 shows the measured gain and relative phase of the 64 states across frequency. The gain variation is $<1.4\text{ dB}$ within 25–31 GHz, and a full 360° phase shift range with a step of 5.625° are achieved. Fig. 7(a) plots the 8 gain states with a resolution of 1 dB . The peak gain is -8.4 dB , excluding the 3-dB insertion loss of the input balun. Considering the extremely low DC power consumption, the proposed VGPS maintains relatively high energy efficiency, and its loss can be readily compensated by subsequent amplification stages of high-efficiency within the system. The measured rms phase error of the gain control stage is $0.38^\circ\text{--}1.55^\circ$ across 25–31 GHz, as shown in Fig. 7(b).

Fig. 8(a) and Fig. 8(b) show the measured rms phase and

TABLE I: COMPARISON OF PERFORMANCE METRICS

Reference	This Work	[1] CICC'24	[2] TMTT'24	[3] TCAS-IP'22	[5] TMTT'21	[7] MWTL'23	[4] JSSC'23	[9] JSSC'23
Technology	28-nm CMOS	0.13- μm SiGe	40-nm CMOS	65-nm CMOS	65-nm CMOS	55-nm CMOS	65-nm CMOS	65-nm CMOS
Frequency (GHz)	25–31	32–38	20.8–43.5	24–28	52–64	23–44	26.5–29.5	18–26
Peak Gain (dB)	−8.4 ^a	−1.6	−5.6	−7.4	−7.6	0	N/A	−6.2
PS Range (°)	0–360	0–360	0–360	0–360	0–360	0–360	0–360	0–360
PS Resolution	6-bit	7-bit	6-bit	6-bit	6-bit	6-bit	6-bit	3.75 ^o
PS rms Phase Error (°)	0.29–1.30 ^b 0.28–1.47 ^c	0.33–1.61 ^b 0.57–1.92 ^c	<2 ^b	1.4 ^{b, d}	<3.3 ^c	<3.2	<1.4 ^c	0.75–2.08
PS rms Gain Variation (dB)	0.19–0.30 ^b 0.17–0.32 ^c	0.10–0.72 ^b 0.18–0.93 ^c	<0.25 ^b	0.25 ^{b, d}	<0.5 ^c	<1.4	<0.21 ^c	0.8–0.95
GC Range (dB)	0–7	0–7.5	0–6	0–8	0–14.8	0–8	0–8	N/A
GC Resolution	3-bit	4-bit	1-dB	0.25–dB	N/A	N/A	1-dB	N/A
GC Gain Error (dB)	0.07–0.44	0.08–0.26	N/A	0.06 ^d	N/A	N/A	N/A	N/A
GC Phase Variation (°)	0.38–1.55 (rms) 1.05–4.09 (peak)	0.23–0.62 (rms)	0.8–2.2 (peak)	0.78 (rms) ^d	<5.5 (peak)	<11 (peak)	<1.4 (rms)	N/A
DC Power (mW)	0.98	12.2	7.8	31.9	18	45.6	44 (RX)	16
Chip Area (mm ²)	0.188	0.51	0.167	0.27	0.403	0.84	N/A	0.157
FoM ₁ ^e	290.6	57.3	143.1	5.8	27.7	24.6	N/A	15.3
FoM ₂ ^f	497.4	277.2	390.4	23.8	74.5	17.9	N/A	N/A

^aExcluding input balun, ^bMaximum gain state, ^cAll gain states, ^dAt 26 GHz, ^eFoM₁ = $\frac{f_0(\text{GHz}) \cdot \text{BW}(\text{GHz}) \cdot G(\text{lin.}) \cdot n_{\text{PS}}(\text{bits})}{\theta_{\text{rms error, PS}}(\text{°}) \cdot A_{\text{error, PS}}(\text{lin.}) \cdot P_{\text{DC}}(\text{mW})}$ [9], ^fFoM₂ = $\frac{\text{FoM}_1 \cdot A_{\text{range}}(\text{dB})}{\theta_{\text{peak error, VGA}}(\text{°})}$




Fig. 8: Measured (a) rms phase error, (b) rms gain error of PS under different gain state settings, and (c) vector constellation at 28 GHz (without any calibration).

gain errors of the phase shift among different gain states. The phase and gain error remain $<1.47^\circ$ and <0.32 dB, respectively, indicating high independence between the phase shift and gain control. Fig. 8(c) shows the measured vector constellation at 28 GHz. Under each gain state, the phase-state points form an approximately octagonal shape from the two ellipses, thereby minimizing the gain error without any calibration.

Table I summarizes the performance of the proposed VGPS and compares it with state-of-the-art active VGPS and PS. To the best of our knowledge, this design is the first to break the 1-mW dc power barrier among active VGPS, while maintaining the competitive error performance as well as orthogonal phase and gain controls. It also reaches the record high FoMs as defined at the bottom of Table I.

IV. CONCLUSION

This paper introduces a mm-wave current-reuse variable-gain phase shifter (VGPS) with dual-ellipse vector summation. Verified with silicon measurements, the VGPS achieves low rms phase and gain errors without any calibrations. Thanks to the current-reuse structure and compact transformer folding technique, it consumes less than 1 mW with a small form factor.

ACKNOWLEDGMENT

This work is supported by SFI Grants 20/FFP-P/8437, and 21/RP2TF/10019. We thank TSMC for the chip fabrication and Keysight for the measurement support. This work is also partly supported by the National Key R&D Program of China under Grant No.2020YFB1807300, the National Natural Science Foundation of China under Grant 62131013, and Beijing Advanced Innovation Center for Integrated Circuits.

REFERENCES

- [1] Q. Zhang, Y. Lai, and K. Wang, "A 32-to-38GHz variable-gain phase shifter with impedance-invariant vector modulation achieving rms phase/amplitude errors of 0.33°/0.10dB in ps mode and 0.23°/0.08dB in vga mode," in *IEEE CICC Conf.*, 2024, pp. 1–2.
- [2] P. Gu, D. Zhao, and X. You, "A wideband vector-modulated variable gain phase shifter for 5G NR FR2 in 40-nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 72, no. 9, pp. 5274–5284, 2024.
- [3] N. Wei *et al.*, "A calibration scheme for 24–28-GHz variable-gain phase shifter in 65-nm CMOS," *IEEE Trans. Circuits Syst. II*, vol. 69, no. 4, pp. 1996–2000, 2022.
- [4] J. Park, S. Lee, J. Chun, L. Jeon, and S. Hong, "A 28-GHz four-channel beamforming front-end IC with dual-vector variable gain phase shifters for 64-element phased array antenna module," *IEEE J. Solid-State Circuits*, vol. 58, no. 4, pp. 1142–1159, 2023.
- [5] T. Wu *et al.*, "A 60-GHz variable gain phase shifter with 14.8-dB gain tuning range and 6-bit phase resolution across -25°C – 110°C ," *IEEE Trans. Microw. Theory Techn.*, vol. 69, no. 4, pp. 2371–2385, 2021.
- [6] B. Sadhu *et al.*, "A 28-GHz 32-element trx phased-array IC with concurrent dual-polarized operation and orthogonal phase and gain control for 5G communications," *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3373–3391, 2017.
- [7] J. Li, Z. Ma, and K. Ma, "A 23–44-GHz broadband CG-Gilbert G_m -Boosted PS-VGA for 5G application," *IEEE Microw. Wireless Techn. Lett.*, vol. 33, no. 11, pp. 1548–1551, 2023.
- [8] X. Fu *et al.*, "A low-power broadband radiation-hardened Ka -band CMOS phased-array receiver for small satellite constellation," *IEEE J. Solid-State Circuits*, vol. 59, no. 2, pp. 349–363, 2024.
- [9] F. Qiu, H. Zhu, W. Che, and Q. Xue, "A K -band full 360° phase shifter using novel non-orthogonal vector summing method," *IEEE J. Solid-State Circuits*, vol. 58, no. 5, pp. 1299–1309, 2023.
- [10] Y. Yi, D. Zhao, and X. You, "A Ka -band CMOS digital-controlled phase-invariant variable gain amplifier with 4-bit tuning range and 0.5-dB resolution," in *2018 IEEE RFIC Symp.*, 2018, pp. 152–155.
- [11] P. Guan *et al.*, "8-shaped inductors: An essential addition to RFIC designers' toolbox," *IEEE Open J. Solid-State Circuits Soc.*, vol. 4, pp. 131–146, 2024.