

# A 20.8 nW, 41 fJ·K<sup>2</sup> Resolution-FoM SAR-based Temperature Sensor with Temperature Coefficient Amplifier

Kangmin Jeong\*<sup>1</sup>, Kyongsu Lee\*<sup>1</sup>, Jaehoon Lee<sup>1,2</sup>, Jiho Lee<sup>1</sup>, Jahyun Koo<sup>3</sup>, Youngwoo Ji<sup>4</sup>, and Jae-Yoon Sim<sup>1</sup>

<sup>1</sup>POSTECH, Pohang, Korea, <sup>2</sup>Samsung Electronics, Hwasung, Korea, <sup>3</sup>Sejong University, Seoul, Korea, <sup>4</sup>Hanbat National University, Daejeon, Korea, \*Equally-Credited Authors

E-mail: kangminjeong@postech.ac.kr, jysim@postech.ac.kr

**Abstract**—This paper presents a circuit technique that enables a selective amplification of the temperature coefficient of the sensing source, thereby mitigating the need for power-intensive readout schemes and simplifying the overall sensor architecture. Temperature coefficient amplifier introduces a negative proportional-to-absolute-temperature (PTAT) voltage, enabling an amplified gradient for both PTAT and complementary-to-absolute-temperature (CTAT) voltages within the usable temperature range, resulting in a reduced burden and precise temperature measurements with a low-complexity readout circuit. With a SAR-based conversion, implemented temperature sensor in 180nm CMOS achieves a figure-of-merit of 41fJ·K<sup>2</sup> with a 22.2mK resolution across  $-20^{\circ}\text{C}$  to  $100^{\circ}\text{C}$  while consuming 20.8nW. It shows a  $3\sigma$  inaccuracy of  $\pm 1.44^{\circ}\text{C}$  after a single-point trimming procedure.

**Keywords**—temperature sensor, temperature coefficient amplifier, ultra-low power, subthreshold, bandgap-V<sub>th</sub> reference voltage

## I. INTRODUCTION

There has been extensive research on temperature sensors using CMOS process as it allows reliable sensing sources as well as high-precision integrated circuits for readout processing. The general approach for the temperature sensing is extracting a temperature-dependent variable with a linear characteristic of proportional-to-absolute-temperature (PTAT) voltage or current and complimentary-to-absolute-temperature (CTAT) voltage or current, and converts it to a digital value based on a temperature-independent reference obtained by the combination of the two. Reported PTAT and CTAT circuits with CMOS and parasitic BJTs show a good linearity [1,2]. However, the PTAT and the CTAT voltages hold small temperature coefficients (TC) of  $\pm 1\sim 2\text{mV}/^{\circ}\text{C}$  with their extrapolated voltages at 0K starting from 0V and 1.2V (bandgap), respectively [3]. Therefore, in a temperature range of interest (e.g. 250K  $\sim$  370K), this small gradient consumes a large amount of voltage headroom at given supply voltage. Since this inevitable offset reaching a few hundreds of mV cannot be separated from the temperature dependence, it has not been possible to amplify the gradient only.




Fig. 1. Main Idea; Difficulty in multiplication of temperature coefficient (top left); Proposed multiplication of temperature coefficient (bottom left); Core circuit for temperature coefficient amplifier (right).

Therefore, to achieve a fine resolution of  $\sim 10\text{mK}$  from the small temperature coefficient, the readout circuits have been accompanied by costly techniques such as oversampling analog-to-digital converter (ADC) [1] with delta-sigma modulation (DSM) [2,4], dynamic element matching (DEM) [2,4], and low-noise design [1,2,4].

This work proposes a circuit technique that enables a selective amplification of the temperature coefficient of the sensing source while suppressing the offset, thereby achieving a fine-resolution conversion with a low-complexity readout circuit. It is achieved by introducing a negative PTAT voltage which enables an amplified temperature gradient for both PTAT and CTAT voltages within the temperature range of interest.

## II. PROPOSED TEMPERATURE SENSOR

### A. Temperature Coefficient Amplifier

The proposed idea is illustrated in Fig. 1. The  $V_{CTAT}$  and the  $V_{PTAT}$  for  $T > T_0$  can be described as follows:

$$V_{CTAT}(T) = -\alpha \cdot (T - T_0) + O_1 \quad (1)$$

$$V_{PTAT}(T) = +\beta \cdot (T - T_0) + O_2 \quad (2)$$

where  $T_0$  represents the lowest temperature in the temperature range of interest. The offsets,  $O_1$  and  $O_2$  will be few hundreds of mV in the temperature range of interest. Taking  $V_{CTAT} - V_{PTAT}$  leads to

$$(V_{CTAT} - V_{PTAT})(T) = -(\alpha + \beta) \cdot (T - T_0) + (O_1 - O_2). \quad (3)$$

The result reveals a suppressed offset of  $(O_1 - O_2)$  with an increased temperature gradient of  $-(\alpha + \beta)$ . By simply stacking it  $N$  times in a branch, an amplified gradient of  $-N \cdot (\alpha + \beta)$  can be achieved with an reduced offset of  $N \cdot (O_1 - O_2)$  that can be safely handled within the given supply rails (Fig. 1, bottom). The circuit for  $V_{CTAT} - V_{PTAT}$  is formed with two transistors, where a NMOS diode load is stacked on a NMOS common-source amplifier, both operating in the subthreshold region. Applying a  $V_{CTAT}$  from the bandgap reference to the gate of the common-source amplifier leads to a sum of  $V_{CTAT}$  and  $V_{PTAT}$  at the voltage across the load. The gradient of  $V_{PTAT}$  becomes negative when  $W_2/L_2$  exceeds  $W_1/L_1$ . Thus, desired amplification of the gradient can be achieved by simply stacking multiple diode stages. The threshold voltage term can be safely canceled out by using the same type transistors (thick gate oxide in this work) and body bias condition with different W/L ratios, resulting in enhanced immunity to process variations.

### B. Proposed Architecture

Fig. 2 shows the overall circuit diagram of the proposed temperature sensor. The sensor consists of a 13-bit asynchronous split-CDAC SAR ADC, a bandgap reference [5], a temperature coefficient amplifier, and two low-dropout (LDO) regulators for the temperature coefficient amplifier and the ADC. The temperature coefficient amplifier receives the small gradient CTAT voltage from the bandgap reference and generates complimentary outputs with NMOS and PMOS amplification stages to provide a fully differential input to the ADC. The PMOS amplifier takes a node voltage from the NMOS amplifier for the CTAT input. The output voltage of the NMOS amplifier appears to be increasing as the amplified  $(V_{CTAT} - V_{PTAT})$  is referenced to VDD. Conversely, the output of the PMOS amplifier generates a decreasing output because it is referenced to the ground. The LDO uses the CTAT voltage from the bandgap reference for the op-amp current bias, and the feedback voltage divider is formed by stacking diode-connected PMOS transistors to reduce the quiescent current. Each LDO generates  $VDD_{AMP}$  and  $VREF_{ADC}$ , the internal supplies for the temperature coefficient amplifier and the ADC making the circuits immune to supply variations. The  $VREF_{ADC}$  is connected to an internal capacitor of 70pF in series with a 40Ω resistor to suppress ripples and inductive ringing.

The fully differential output of the temperature coefficient amplifier is then sampled by two split-capacitor DACs with each consisting of a 7-bit DAC and a 6-bit DAC for MSBs and LSBs, respectively. The unit capacitance of the CDAC is 20.28fF which is the minimum metal-insulator-metal (MIM) capacitance in the given 180nm technology. All transistors in the ADC are designed with thick gate oxide to minimize leakage current.




Fig. 2. Circuit diagram of the proposed temperature sensor.

### III. MEASUREMENT RESULTS

With all the required circuits included on chip, the temperature sensor was fabricated using a 180-nm CMOS process. Fig. 3 shows measured untrimmed raw output voltages of the temperature coefficient amplifier and CTAT voltages of BGR and raw ADC output codes measured over the temperature range of  $-20^\circ\text{C}$  to  $100^\circ\text{C}$  from 24 samples, showing good immunity to chip-to-chip variation. While the average gradient of the BGR CTAT voltage is  $-0.79\text{mV}/^\circ\text{C}$ , the average gradients of the  $V_{NOUT}$  and  $V_{POUT}$  are amplified to  $10.3\text{mV}/^\circ\text{C}$  and  $-9.4\text{mV}/^\circ\text{C}$ , respectively.




Fig. 3. Tested circuit of TC amplifier (left); Raw untrimmed output voltages measured from 24 chips (top right); Measured raw ADC output codes (bottom right).

This amplification of temperature gradient corresponds to a more than ten times increase, which is a significant improvement over conventional BJT-based CTAT voltages. Therefore, the single output covers a range of 0.25V-to-1.55V




Fig. 4. Temperature error measured from 24 chips before trimming (top); Temperature error after one-point trimming at 30°C (bottom).




Fig. 5. Power breakdown at 4ms conversion time (top); Power and figure-of-merit as the conversion time varies (bottom).

when the temperature varies from  $-20^\circ\text{C}$  to  $100^\circ\text{C}$ . It corresponds to about 70% of the full-scale ADC conversion window, making it easier to obtain a fine resolution using an energy-efficient low-cost SAR ADC.

Fig. 4 shows the measured temperature errors with 24 samples. A Pt-100 was used for the reference temperature during the measurements. Untrimmed codes obtained from 24 samples show a  $3\sigma$  inaccuracy of about  $\pm 3^\circ\text{C}$ . A 1 point offset trimming at  $30^\circ\text{C}$  without any off-chip processing or backend  $n$ th order polynomial fitting results in a  $3\sigma$  inaccuracy of  $< \pm 1.44^\circ\text{C}$  over the measured temperature range. Fig. 5 (top) shows the power breakdown of the chip with a total of 20.8nW at room temperature, where ADC consumes 16.3nW at a sampling period of 4ms. Fig. 5 (bottom) shows average power consumption and resolution FoM as conversion time varies from




Fig. 6. PSD of output voltage noise obtained from  $2^{16}$  ADC outputs at different temperatures (top); Supply sensitivity of 16 samples (bottom).




Fig. 7. Energy/conversion vs. resolution (top); FoM vs. power consumption (bottom).

4ms to 10ms. Fig. 6 (top) shows power spectral density (PSD) plot of the noise voltage, which was obtained by calculation from measured ADC codes with a sampling period of 4ms at  $-20^\circ\text{C}$ ,  $27^\circ\text{C}$  and  $100^\circ\text{C}$ . Total integrated noise shows  $263.45\mu\text{V}_{\text{rms}}$ ,  $265.91\mu\text{V}_{\text{rms}}$  and  $292.95\mu\text{V}_{\text{rms}}$  at  $-20^\circ\text{C}$ ,  $27^\circ\text{C}$  and  $100^\circ\text{C}$  respectively. The average supply sensitivity from 1.8V to 2.2V measured with 16 samples was  $0.27^\circ\text{C}/\text{V}$  (Fig. 6, bottom).

Fig. 7 visualizes the position of this work in a plot of energy per conversion versus resolution, for published temperature sensors, categorized by type, from 1989 to 2024 [6]. With  $83\text{pJ}/\text{conversion}$  and  $22.2\text{mK}$  resolution, the sensor achieves the best number of  $41\text{fJ}\cdot\text{K}^2$  in the resolution FoM among MOS-based sensors. Fig. 7 (bottom) shows the FoM versus power consumption, highlighting that achieving the same level of FoM is even more difficult as the power consumption goes down to sub- $\mu\text{W}$  range, where DC power consumption by leakage and bias current becomes more significant.

Table I. Performance Summary with comparison to previous works

	This Work	JSSC'24 [1]	ISSCC'24 [2]	ISSCC'23 [7]	VLSI'22 [8]	VLSI'22 [4]	ESSCIRC'22 [9]	ISSCC'18 [10]
<b>Sensor Type</b>	Hybrid +TC Amp.	NPN	NPN	WhB	Hybrid	NPN	WhB	Hybrid
<b>Architecture</b>	SAR	NS-SAR	CT $\Sigma\Delta$	SAR	SAR	DT $\Sigma\Delta$	SAR	SAR
<b>Technology [nm]</b>	180	180	180	65	4	180	65	22
<b>Area [mm<sup>2</sup>]</b>	0.34	0.057**	0.07**	0.0023	0.0061	0.058**	0.0018	0.0043
<b>Supply voltage [V]</b>	1.8 to 2.2	1.8	1.4 to 2.2	1/0.6	1	1.2 to 1.8	1/0.6	1
<b>Supply sensitivity [°C/V]</b>	0.27	N/A	0.04	N/A	N/A	0.07	N/A	1.76
<b>Temperature range [°C]</b>	-20 to 100	-50 to 110	-55 to 125	-20 to 120	-10 to 100	-15 to 85	-20 to 120	-30 to 120
<b>Inaccuracy [K] (Trimming Points)</b>	$\pm 1.44$ (1 <sup>a</sup> )	$\pm 1.57$ (1 <sup>a</sup> )	$\pm 0.1$ (1 <sup>a</sup> )	0.7/-0.6 (2 <sup>b</sup> )	$\pm 1.79$ (2 <sup>a</sup> )	$\pm 0.15$ (1 <sup>a</sup> )	-0.3/0.4 (2 <sup>b</sup> )	$\pm 1.07$ (1 <sup>a</sup> )
<b>Resolution [mK]</b>	22.2	92	1.22	470	460	15	470	580
<b>Power [<math>\mu</math>W]</b>	0.0208	61.2	3.5	0.149	64	0.21	0.137	50
<b>Conversion time [s]</b>	4m	0.08m	38.4m	0.02m	0.011m	50m	0.02m	0.032m
<b>FoM* [pJ·K<sup>2</sup>]</b>	0.041	41.4**	0.200**	0.66	150	2.36**	0.60	540
<b># of samples</b>	24	25	40	15	30	20	20	38

\* FoM = (Energy/Conversion)  $\times$  (Resolution)<sup>2</sup>

a: 3 $\sigma$  Inaccuracy

b: Maximum worst case inaccuracy

\*\* Excluding the off-chip decimation filter or digital back-end such as nonlinearity correction circuits.




Fig. 8. Die photo.

Table I compares the performance with the state-of-the-art temperature sensors. Fig. 8 shows a die photo.

#### IV. CONCLUSION

This work presents an ultra-low power temperature sensor with a novel temperature coefficient amplification scheme. The temperature coefficient amplifier, employing sub-threshold current operation to generate a negative PTAT voltage, selectively amplifies both PTAT and CTAT gradients within the usable temperature range while suppressing the offset. The resulting SAR-based temperature sensor achieves a FoM of 41fJ·K<sup>2</sup> with a 22.2mK resolution over -20°C to 100°C, a 3 $\sigma$  inaccuracy of  $\pm 1.44$ °C after single-point trimming, and a power consumption of only 20.8nW. This performance represents the best FoM among MOS-type temperature sensors.

#### ACKNOWLEDGMENT

This work was partly supported by Korea Institute for Advancement of Technology(KIAT) grant funded by the Korea Government(MOTIE) (RS-2024-00401466, HRD Program for Industrial Innovation), NRF under grant No. RS-2023-00246258, POSCO and IDEC.

#### REFERENCES

- [1] A. Aprile, M. Folz, D. Gardino, P. Malcovati and E. Bonizzoni, "An Area-Efficient Smart Temperature Sensor Based on a Fully Current Processing Error-Feedback Noise-Shaping SAR ADC in 180-nm CMOS," IEEE JSSC, vol. 59, no. 3, pp. 716-727, March 2024.
- [2] N. G. Toth and K. A. A. Makinwa, "3.7 A  $\beta$ -Compensated NPN-Based Temperature Sensor with  $\pm 0.1$ °C (3 $\sigma$ ) Inaccuracy from -55°C to 125°C and a 200fJ·K<sup>2</sup> Resolution FoM," IEEE ISSCC, Feb. 2024, pp. 66-68.
- [3] K. Soury and K. A. A. Makinwa, Energy-Efficient Smart Temperature Sensors in CMOS Technology. Cham, Switzerland: Springer, 2018, pp. 40-41.K.
- [4] T. Someya, V. Van Hoek, J. Angevare, S. Pan and K. Makinwa, "A 210nW BJT-based Temperature Sensor with an Inaccuracy of  $\pm 0.15$ °C (3 $\sigma$ ) from -15°C to 85°C," 2022 IEEE Symp. VLSI, 2022, pp. 120-121.
- [5] Y. Ji, J. Lee, B. Kim, H. -J. Park and J. -Y. Sim, "18.8 A 192pW Hybrid Bandgap-Vth Reference with Process Dependence Compensated by a Dimension-Induced Side-Effect," IEEE ISSCC, 2019, pp. 308-310.
- [6] K. A. A. Makinwa, "Smart Temperature Sensor Survey," [Online]. Available: [http://ei.ewi.tudelft.nl/docs/TSensor\\_survey](http://ei.ewi.tudelft.nl/docs/TSensor_survey).
- [7] Y. Shen, H. Li, E. Cantatore and P. Harpe, "A 2.98pJ/conversion 0.0023mm<sup>2</sup> Dynamic Temperature Sensor with Fully On-Chip Corrections," IEEE ISSCC, 2023, pp. 1-3.
- [8] C. -Y. Lu, S. Ravikumar, A. D. Sali, M. Eberlein and H. -J. Lee, "An 8b subthreshold hybrid thermal sensor with  $\pm 1.07$ °C inaccuracy and single-element remote-sensing technique in 22nm FinFET," IEEE ISSCC, 2018, pp. 318-320.
- [9] Y. Shen, M. Van Der Struijk, K. Pelzers, H. Li, E. Cantatore and P. Harpe, "A 2.74pJ/conversion 0.0018mm<sup>2</sup> Temperature Sensor with On-chip Gain and Offset Correction," IEEE ESSCIRC, 2022, pp. 181-184.
- [10] C. -Y. Lu, S. Ravikumar, A. D. Sali, M. Eberlein and H. -J. Lee, "An 8b subthreshold hybrid thermal sensor with  $\pm 1.07$ °C inaccuracy and single-element remote-sensing technique in 22nm FinFET," IEEE ISSCC, 2018, pp. 318-320.