

# A 0.38-THz Scalable 2-D Beam-Steering Radiator Array Based on High-Efficiency Push-Push Oscillators

Meng Yang, and Liang Wu

The Chinese University of Hong Kong, Shenzhen, Guangdong 518172, China

Email: wuliang@cuhk.edu.cn

**Abstract**—A 0.38-THz radiator array features scalability and two-dimensional (2-D) beam steerability. A high efficiency is primarily achieved by designing an array of coupled-inductor-based push-push oscillators (CIB-PPOs) and extracting its strong second-order harmonics as the THz output. Enhancing the isolation between the gate and drain terminals of the transistors at the second-order harmonic frequency to effectively reducing signal leakage losses further improves the efficiency. At the system level, potential mode ambiguity is suppressed, and phase shifting is realized by tuning the self-oscillation frequency of each CIB-PPO via their gate biasing voltages. For validation, a 4×4 array with on-chip antennas were implemented in a 65-nm CMOS process. The fabricated prototype measures a frequency range of 366 to 386.4 GHz (5.4%), with a maximum radiated power of 0.45 dBm and a competitive peak DC-to-RF efficiency of 0.15%. The beam-steering ranges are 43° and 16° in the E-plane and H-plane, respectively.

**Keywords**—Beamsteering, coupled inductor, DC-to-RF efficiency, output power, push-push oscillator, radiator array, terahertz (THz).

## I. INTRODUCTION

The terahertz (THz) and sub-THz spectrum are promising for enabling wireless communications with unprecedented data rates and facilitating high-resolution imaging and sensing applications. In many of these use cases, a beam-steerable signal source with adequate output power is required. However, as the operating frequency approaches or even surpasses the maximum oscillation frequency ( $f_{max}$ ) of transistors, achieving reliable signal generation becomes increasingly challenging, let alone attaining a practical and usable level of output power.

In recent years, significant advancements in THz radiator chip design have been driven by innovations in device optimization [1], circuit topologies [2]-[4], and system integration [5]-[7], leading to rapid progress. In [2], a method utilizing fundamental oscillation followed by frequency doubling achieves a signal source with 0.37% efficiency at 312 GHz. However, this approach faces challenges for scaling up the array size, which in turn limits the output power and the equivalent isotropically radiated power (EIRP). As an alternative, harmonic oscillators have been explored to enable scalability, potentially enhancing EIRP [3]. In [4], an array operating at 340 GHz simultaneously achieves scalability and beam steerability, though these capabilities are both confined to a single dimension. Two-dimensional (2-D) array expansion and beam steering have been realized by coupled oscillator arrays and their high-order harmonics are served as




Fig. 1. Schematic of the proposed coupled-inductors-based push-push oscillator (CIB-PPO).

the output [5]-[7]. However, this approach typically yields efficiency levels below 0.05%.

In this paper, a coupled-inductor-based push-push oscillator (CIB-PPO) is proposed, enabling fundamental oscillation at 190 GHz and highly efficient second-order harmonic generation at 380 GHz. Furthermore, a coherent 4×4 array of CIB-PPOs is demonstrated, showcasing both scalability and 2-D beam steerability based on the mechanism in [8]. The radiator, prototyped using a 65-nm CMOS process, achieves a radiated power up to 0.45 dBm and a peak DC-to-RF efficiency of 0.15%.

## II. COUPLED-INDUCTOR-BASED PUSH-PUSH OSCILLATOR

Evidently, the realization of a THz radiator array that simultaneously offers scalability, 2-D beam steerability, and high efficiency remains a significant challenge. In essence, this is largely because the increasing constraints—particularly the additional parasitics—introduced by coherently coupling multiple oscillators and enabling phase shifting impose an upper limit on the fundamental oscillation frequency. As a result, high-order harmonic extraction becomes necessary, which inherently exhibits a reduced efficiency.

To address this issue, a coupled-inductor-based push-push oscillator (CIB-PPO) is proposed to enhance the fundamental oscillation frequency, thereby reducing the required harmonic order for efficiency improvement. As depicted in Fig. 1, the proposed CIB-PPO is mainly composed of a pair of transistors providing necessary loop gain to sustain oscillation, and a coupled inductor pair. The coupled inductors function as a feedback network, determining the fundamental oscillation frequency ( $f_0$ ). Meanwhile, the second-harmonic currents ( $i_{2f_0}$ ) generated




Fig. 2. Radiator element consisting of 4 coupled oscillators and an on-chip dual-fed loop antenna.




Fig. 3. (a) Mode ambiguity suppression in coupled oscillators by connecting  $TL_T$  and  $C_T$  between each two neighboring  $TL_{CP}$ . (b) Demonstration of mode stability. A ratio  $V_{f_0,osc1}/V_{f_0,osc2}$  of -1 indicates an odd-mode operation. (c) Simulated impedance ( $Z_T$ ) contributed by  $TL_T$  and  $C_T$ .

by the two transistors are constructively combined and extracted from the center-tap node.

In addition to utilizing the strong second-order harmonic as the output, the DC-to-RF efficiency is further optimized by the following measures. First, the feedback network plays a critical role in isolating the gate terminals from the drain terminals at the second-order harmonic frequency ( $2f_0$ ), effectively minimizing leakage losses. Second, the out-of-phase operation for the transistor pair is realized through cross-coupling, with the use of  $L_G$ . As such, the long transmission lines typically required in conventional solutions [4] are eliminated and thus their associated high loss can be avoided. Third, to maximize the output power at  $2f_0$ , the inductor values  $L_G$  and  $L_D$  are optimally designed to be




Fig. 4. System architecture of the proposed scalable and 2-D beam-steerable radiator array.




Fig. 5. On-chip 4x4 loop antenna array. (a) 3-D structure. (b) Simulated 3-D radiation pattern.




Fig. 6. Chip micrograph and assembly process.

25 and 32 pH, respectively, with achievable quality factors of 14 and 16.4. Their coupling coefficient  $k$  is 0.18. Fourth, the optimal load impedance at  $2f_0$  is identified by load-pull simulation and then realized by an impedance matching network between the oscillator and the antenna.

### III. ARRAY CONSTRUCTION AND MODE-AMBIGUITY SUPPRESSION

As shown in Fig. 2, four CIB-PPOs are coupled together at  $f_0$  using transmission lines ( $TL_{CP}$ ), and their output power at  $2f_0$  is combined before being fed to an on-chip antenna. Within this radiator element, the boundary between each two neighboring oscillators is ideally designed to function as a perfect electric conductor (PEC) to facilitate odd-mode operation at  $f_0$ . However, coupling between oscillators can potentially occur in even mode, leading to mode ambiguity. To mitigate this issue, a shunt transmission line ( $TL_T$ ) and a





Fig. 7. (a) Setup for radiation pattern and EIRP measurement. (b) Photograph of in-house testing.




Fig. 8. Measured output spectrum at 380 GHz.

capacitor ( $C_T$ ) are added between each pair of neighboring  $TL_{CP}$ , effectively suppressing the undesired even mode, as shown in Fig. 3(a). To evaluate the oscillation mode, the voltage ratio  $V_{f_{0,osc1}}/V_{f_{0,osc2}}$  is simulated using SpectreRF. As depicted in Fig. 3(b), by optimizing the length of a shunt transmission line ( $TL_T$ ) to  $40 \mu\text{m}$  and its parallel capacitor ( $C_T$ ) to  $100 \text{ fF}$ , odd-mode operation is reliably achieved. Furthermore, the simulated impedance ( $Z_T$ ) contributed by  $TL_T$  and  $C_T$  is shown in Fig. 3(c). At  $f_0$ , a moderate  $|Z_T|$  of  $33.2 \Omega$  helps suppress even-mode oscillation, which would require a nearly open circuit. Conversely, at  $2f_0$ ,  $|Z_T|$  is as low as  $5.2 \Omega$ , creating a reflective termination that recycles harmonic power and thus minimizes power loss. Notably, the DC power can be supplied through the shunt transmission lines.

With such an element featuring connectivity in all four directions around, a scalable radiator architecture can be constructed, as illustrated in Fig. 4. The short transmission lines connecting adjacent elements realizes a perfect magnetic conductor (PMC) boundary and an array-level




Fig. 9. (a) Measured output frequency under various gate bias  $V_G$ . (b) Measured EIRP at different frequencies.




Fig. 10. 2-D beam steering. (a) Configuration of gate biasing voltages. (b) beam steering in the E-plane:  $43^\circ$  from  $-28^\circ$  to  $15^\circ$ . (c) beam steering in the H-plane:  $16^\circ$  from  $-7^\circ$  to  $9^\circ$ .

even-mode operation at  $f_0$ . For validation, a  $4 \times 4$  array is designed and implemented. Accordingly, a  $4 \times 4$  dual-fed loop antenna array is integrated on chip, as shown in Fig. 5(a). With a  $305\text{-}\mu\text{m}$  thick substrate, the simulated 3-D radiation pattern is plotted in Fig. 5(b). The directivity and radiation efficiency achieved are  $13.5 \text{ dB}$  and  $38\%$ , respectively.

The radiation beam of the array can be steered by intentionally adjusting the self-oscillation frequency of each oscillator to create variable phase shifts [8]. Fortunately, due to the sufficiently strong couplings between adjacent elements, frequency synchronization across the entire array is maintained.

#### IV. EXPERIMENTAL RESULTS

The  $4 \times 4$  radiator array chip was fabricated in a  $65\text{-nm}$  CMOS process, occupying a core area of  $1.08 \text{ mm} \times 1.08 \text{ mm}$ . The chip was assembled with a hollowed aluminum plate and a printed circuit board (PCB) for testing purposes, as illustrated in Fig. 6.

For measuring the EIRP and the radiation patterns, the device under test (DUT) is mounted on a rotary platform. The radiated signal is received by a horn antenna and down-converted using a VDI spectrum analyzer extender (VDI WR2.2SAX) before being analyzed by a signal analyzer (Keysight N9040B), as depicted in Fig. 7(a). The distance between the DUT and the horn antenna is set to  $30 \text{ cm}$  to fulfill the far-field condition. Free-space propagation and down-conversion losses are pre-calibrated using a reference source and a power meter (VDI Erikson PM5B). A photograph of the in-house testing setup is presented in Fig. 7(b).

The output spectrum at  $380 \text{ GHz}$  is shown in Fig. 8. By adjusting all the gate bias  $V_G$  together, a frequency tuning range of  $366$  to  $386.4 \text{ GHz}$  ( $5.4\%$ ) is achieved under various

TABLE I. COMPARISON WITH RECENT WORKS

Ref.	TCAS-I'22 [2]	JSSC'22 [3]	CICC'24 [4]	JSSC'15 [5]	JSSC'19 [6]	JSSC'22 [7]	This Work
Freq. [GHz] (Harmonic Order)	312 (×2)	450 (×2)	345.8 (×2)	338 (×4)	344 (×4)	416 (×6)	<b>384.3 (×2)</b>
Beam Steering [°]	NA	NA	90/0	45/50	128/53	60/60	<b>43/16</b>
$P_{\text{rad}}$ [dBm]	-3.8	-3.2	-4.2	-0.9	-6.9	-3	<b>0.45</b>
DC-to-RF Efficiency [%]	0.37	0.14	0.27	0.053	0.046	0.034	<b>0.15</b>
EIRP [dBm]	14.5 (w/ Lens)	29.1 (w/ Lens)	30.5 (w/ Cassegrain Ant.)	17.1	4.9	14	<b>12.2</b>
Tuning Range [%]	4.8	4.6	4.5	2.1	15.1	1.7	<b>5.4</b>
Phase Noise [dBc/Hz@ Offset]	NA	-76.4 @1MHz	-85.2@ 1MHz	-93 @1MHz	-93 @10MHz	-88 @1MHz	<b>-85.1@ 1MHz</b>
$P_{\text{dc}}$ [mW]	114	347	140	1540	450	1450	<b>747</b>
Antenna Type	Monopole Ant.+ Si Lens	Slot Ant.	Loop Ant.+ Cassegrain	Patch Ant.	Patch Ant.	Patch Ant.	<b>Loop Ant.</b>
Array Size	1×2	4×4	2×7	4×4	2×2	4×4	<b>4×4</b>
Technology	40nm CMOS	65nm CMOS	65nm CMOS	65nm CMOS	130nm SiGe	65nm CMOS	<b>65nm CMOS</b>
Area [mm <sup>2</sup> ]	0.32 (Core)	1.56	1.59	3.9	1.2	4.1	<b>1.64</b>

supply voltages, as shown in Fig. 9(a). The measured EIRP, depicted in Fig. 9(b), indicates a peak value of 12.2 dBm at 384.3 GHz when powered by a 1.5-V supply. From the measured radiation patterns, the directivity is determined to be 11.75 dB, resulting in a radiated power of 0.45 dBm. Considering the DC power consumption of 747 mW, the DC-to-RF efficiency is estimated to be 0.15%.

Beam steering in the E-plane and H-plane is tested by sequentially sweeping the gate biasing voltages, either row by row ( $V_{GR1}$  to  $V_{R4}$ ) or column by column ( $V_{GC1}$  to  $V_{GC4}$ ), as illustrated in Fig. 10(a). To minimize frequency variation during beam steering, the gate biasing voltages are configured to resemble an arithmetic sequence while maintaining a relatively constant average value. As shown in Fig. 10(b) and (c), beam steering angles of 43° in the E-plane and 16° in the H-plane are measured at 380 GHz.

Table I summarizes the performance of this work and compares it with several recently published THz sources operating at similar frequencies. The radiator array in this work achieves the highest output power of 0.45 dBm and the highest DC-to-RF efficiency of 0.15% among the listed 2-D beam-steerable radiators.

## V. CONCLUSION

This paper proposes a 4×4 2-D beam-steerable and scalable radiator array at 380 GHz. With the CIB PPOs and the mode-ambiguity suppression method proposed, the prototype achieves a frequency range of 366 to 386.4 GHz, and 2-D beam-steering ranges of 43° in the E-plane and 16° in the H-plane, with a radiated power up to 0.45 dBm and a peak DC-to-RF efficiency of 0.15%, which is the highest among the listed 2-D beam-steerable radiators.

## ACKNOWLEDGMENT

This work was supported by the Shenzhen Science and Technology Program under Grant KQTD20200909114730003, in part by the National Natural Science Foundation of China (Grant No. 62271435), and in part by the Guangdong-Hong Kong-Macao Joint Laboratory for Millimeter-Wave and Terahertz. (Corresponding author: Liang Wu)

## REFERENCES

- [1] S. Razavian and A. Babakhani, "A highly power efficient 2×3 PINdiode-based intercoupled THz radiating array at 425 GHz with 18.1dBm EIRP in 90nm SiGe BiCMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 65, Feb. 2022, pp. 1–3.
- [2] K. Guo, C. H. Chan, and D. Zhao, "Analysis and design of a 0.3-THz signal generator using an oscillator-doubler architecture in 40-nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 6, pp. 2284–2296, Jun. 2022.
- [3] L. Gao and C. H. Chan, "A 0.45-THz 2-D scalable radiator array with 28.2-dBm EIRP using an elliptical Teflon lens," *IEEE J. Solid-State Circuits*, vol. 57, no. 2, pp. 400–412, Feb. 2022.
- [4] M. Yang, C. Song, and L. Wu, "A 334-to-348-GHz 7×2 Radiator Array with Coupled-Line-Based Mode-Decoupling Harmonic Enhancement and Chip-to-Waveguide Interface Achieving 30-dBm EIRP," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Denver, CO, USA, Apr. 2024, pp. 1–2.
- [5] Y. Tousi, et al., "A high-power and scalable 2-D phased array for terahertz CMOS integrated systems," *IEEE J. Solid-State Circuits*, vol. 50, pp. 597–609, Feb. 2015.
- [6] H. Jalili and O. Momeni, "A 0.34-THz wideband wide-angle 2-D steering phased array in 0.13- $\mu\text{m}$  SiGe BiCMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 9, pp. 2449–2461, Sep. 2019.
- [7] H. Saeidi, S. Venkatesh, C. R. Chappidi, T. Sharma, C. Zhu, and K. Sengupta, "A 4×4 steerable 14-dBm EIRP array on CMOS at 0.41 THz with a 2-D distributed oscillator network," *IEEE J. Solid-State Circuits*, vol. 57, no. 10, pp. 3125–3138, Oct. 2022.
- [8] R. A. York, "Nonlinear analysis of phase relationships in quasi-optical oscillator arrays," *IEEE Trans. Microw. Theory Techn.*, vol. 41, no. 10, pp. 1799–1809, Oct. 1993.