

# An Accurate Load Balance Single-inductor Bipolar-output Converter Achieving 0.2% Output Common-mode Voltage Variation and 95.2% Peak Efficiency

Li-Jen Huang\*, Yu-Tse Shih\*, Jie-Lin Wu\*, Tay Jye Ni\*, Ke-Horng Chen\*, Ying-Hsi Lin<sup>†</sup>, Shian-Ru Lin<sup>†</sup>, Tsung-Yen Tsai<sup>†</sup>

Email: lijehuang.ee13@nycu.edu.tw ytshih0111.ee13@nycu.edu.tw jerryllalla32159@gmail.com khchen@nycu.edu.tw yslin@realtek.com  
srilin@realtek.com tytsai@realtek.com

\*Department of Electrical and Computer Engineering, National Chiao Tung University, Hsinchu, Taiwan,

<sup>†</sup>Realtek Semiconductor Corp, Hsinchu, Taiwan

**Abstract**—This paper presents an Accurate Load Balance (ALB) Single-Inductor Bipolar-Output (SIBO) converter tailored for micro-LED applications. By generating opposite-slope output currents, the proposed ALB-SIBO significantly suppresses the output common-mode voltage ripple to below 0.2%, aided by a hybrid analog/digital compensator. The converter achieves a peak efficiency of 95.2%. A gate-driven auto-calibration zero current detector (ZCD) is introduced to minimize reverse inductor current during discontinuous conduction mode (DCM), reducing it from  $-560$  mA to under 1 mA. This calibration is selectively activated only during DCM to maximize efficiency. Under dynamic load conditions, the converter demonstrates robust transient performance: an undershoot of just 84 mV with a 7  $\mu$ s recovery time for a +800 mA/ $\mu$ s load step, and an overshoot of 68 mV with a 9  $\mu$ s recovery time for a  $-800$  mA/ $\mu$ s load release.

**Keywords**—SIBO converter, hybrid converter, load balance, common-mode voltage, high efficiency, high output power, micro led, zero current detector.

## I. INTRODUCTION

Micro LEDs ( $\mu$ LEDs) are increasingly favored for automotive displays due to their compact size, high efficiency, and exceptional brightness, typically requiring a forward voltage of 3.6V. To effectively drive these  $\mu$ LEDs, especially in automotive environments, DC-DC converters with bipolar outputs are essential. In [1], a SIBO converter is used with constant current (CC) control to power  $\mu$ LEDs. While CC drivers can tolerate variations in  $V_{LED}$ , they suffer from slow response times, making them less suitable for automotive applications where frequent LED switching is required. In contrast, [2] introduces a SIBO converter using constant voltage (CV) control, which offers faster response. However, CV drivers are highly sensitive to  $V_{LED}$  fluctuations, potentially leading to visible flicker—an issue unacceptable in automotive lighting. Therefore, a SIBO converter with low output ripple and quiet, stable power supply voltages is essential to eliminate flickering and ensure reliable, high-quality lighting performance in automotive applications.

Fig. 2(a) illustrates the SIBO buck-boost converter architecture presented in [6], along with its associated challenges. While the SIBO converter enables simultaneous regulation of both  $V_{op}$  and  $V_{on}$  using a single inductor, it suffers from significant common-mode voltage ( $V_{cm}$ ) ripple. This issue arises because the converter operates across three phases, with  $V_{op}$  and  $V_{on}$  being charged and discharged in similar slope patterns but in different phases, resulting in pronounced  $V_{cm}$  fluctuation. Additionally, the separate charging periods for  $V_{op}$  and  $V_{on}$  can lead to degraded load transient response. Another critical challenge is the zero current detection (ZCD) circuit, particularly when the SIBO converter is used to drive LED panels that often operate under light load conditions. Under such scenarios, the

accuracy and latency of the ZCD circuit become crucial. A large delay in ZCD leads to inefficient switching, increased  $V_{cm}$  ripple, and reduced power efficiency. After phase  $\Phi_3$ , reverse inductor current may continue to discharge  $V_{on}$ , causing an undesirable voltage drop. Thus, a low-latency ZCD circuit is essential for improving both efficiency and  $V_{cm}$  stability in SIBO converters under light-load operation.

Fig. 2(b) illustrates the simultaneous energy transfer topologies from [3]–[4], which aim to reduce output ripple and minimize output capacitance by simultaneously energizing both  $V_{op}$  and  $V_{on}$  during phases  $\Phi_1$  and  $\Phi_2$ . Ideally,  $\mu$ LEDs draw current symmetrically from  $V_{op}$  to  $V_{on}$ , where  $I_{op}$  equals  $I_{on}$ , resulting in a load mismatch current  $I_{mis}$  ( $= I_{op} - I_{on}$ ) of zero. However, in practical scenarios, power losses and load imbalances can cause  $I_{op}$  to slightly deviate from  $I_{on}$ . When  $I_{op}$  exceeds  $I_{on}$  and no additional load-balancing phase  $\Phi_p$  is included—as in [3]–[4]— $V_{op}$  may fall short of its target value, resulting in insufficient voltage across the LEDs. Conversely, inserting  $\Phi_p$  to regulate  $V_{op}$  can amplify the common-mode voltage variation ( $\Delta V_{cm}$ ), since  $V_{op}$  and  $V_{on}$  follow similar slope trends during  $\Phi_p$ , increasing  $V_{cm}$  ripple. To address this, the proposed Accurate Load Balance (ALB) SIBO converter introduces an adaptive load balancing mechanism that regulates both outputs accurately while continuously suppressing  $\Delta V_{cm}$ . Unlike previous approaches, it does so without requiring an extra balancing phase, even when  $I_{mis} \neq 0$ , thereby achieving precise regulation and low ripple performance.




Fig. 1. CC and CV LED driver pros and cons.




Fig. 2. (a) SIBO buck-boost converter. (b) Simultaneous energy-transferring SIBO converter.

This paper is organized as follows. Section II presents the architecture and operating principles of the proposed ALB-SIBO converter, featuring an analog/digital (A/D) assisted compensator and a gate-driven auto-calibration zero current detector (GDZCD). Section III details the circuit implementations of both the A/D-assisted compensator and the GDZCD. Measurement results from the fabricated test chip, along with a performance comparison against prior works, are provided in Section IV. Finally, Section V concludes the paper.

## II. PROPOSED ALB-SIBO CONVERTER

### A. Overall Architecture of ALB-SIBO Converter.

To solve the above mentioned problem, this paper proposes an ALB-SIBO converter in Fig. 3, consisting of 7 switches, one inductor, two flying capacitors, and operates in two phases. By reducing the number of operating phases, the ALB-SIBO converter significantly reduces the switching loss and  $V_{cm}$  ripple compared to [3]-[4]. Since both  $V_{op}$  and  $V_{on}$  are energized simultaneously, the SIBO converter provides quiet supply voltages to  $\mu$ LEDs without the need for large output capacitors. In addition, this paper introduces an A/D assisted compensator to address load imbalance issues. The A/D assisted compensator is composed of M1, M2, an analog controller, and a digital controller, which will source current  $I_x$  to  $V_{x2}$  or sink current  $I_y$  from  $V_{x1}$  to ensure proper load balance without additional phases. To prevent reverse inductor current, the ALB-SIBO converter also includes the proposed GDZCD, which will promptly turn off the power switch  $G_3$  for higher efficiency and lower  $V_{cm}$  ripple.




Fig. 3. Overall architecture of ALB-SIBO converter.

### B. Digital Operation of the ALB-SIBO

Fig. 4 illustrates the digital operation of the proposed ALB-SIBO converter. During the  $\Phi_1$  phase, power switches  $M_4$ ,  $M_6$ , and  $M_8$  are activated by the digital controller, connecting the three passive components in series. In this phase, the inductor ( $L$ ) and flying capacitor  $C_{f2}$  are energized, while  $C_{f1}$  is de-energized. This configuration allows the inductor current to simultaneously charge  $V_{op}$  and discharge  $V_{on}$ . In the  $\Phi_2$  phase, switches  $M_2$ ,  $M_3$ ,  $M_5$ ,  $M_7$ , and  $M_9$  are turned on, reconfiguring the passive components into a parallel structure. Here,  $L$  and  $C_{f2}$  are de-energized, and  $C_{f1}$  is energized. In this mode, in addition to the inductor delivering energy to both  $V_{op}$  and  $V_{on}$ , additional current paths through capacitors  $C_1$  and  $C_2$  are formed, helping to reduce inductor current and associated conduction losses.

Unlike prior works [3]-[4] that require an additional balancing phase  $\Phi_p$  to handle output mismatches, the ALB-SIBO maintains low  $\Delta V_{cm}$  by ensuring that  $V_{op}$  and  $V_{on}$  follow opposite slope trends in both  $\Phi_1$  and  $\Phi_2$  phases, as shown in Fig. 4(b). This opposite behavior inherently suppresses  $V_{cm}$  ripple without the need for extra switching phases. As a result, the ALB-SIBO tolerates larger load mismatches while maintaining reduced inductor current, achieving lower switching and conduction losses. Moreover, by employing two flying capacitors instead of an extra inductor, the converter reduces the number of high-voltage components and minimizes DC resistance (DCR), improving overall efficiency.




Fig. 4. (a) Operation of proposed ALB-SIBO converter (b) Waveforms and advantages of ALB-SIBO converter.

## III. CIRCUIT IMPLEMENTATION

### A. Proposed Analog/Digital (A/D) Assisted Compensator

The A/D Assisted Compensator is composed of  $M_1$ ,  $M_2$ , an Analog Controller, and a Digital Controller, which will source current  $I_x$  to  $V_{x2}$  or sink current  $I_y$  from  $V_{x1}$  by controlling  $G_1$  and  $G_2$ . As shown in Fig. 5, the Analog Controller includes a shared high swing input stage to amplify the difference between level-shifted signals  $V_{gnd,ls}$  and  $V_{cm,ls}$ . The outputs  $V_{p2}$  and  $V_{n2}$  of the input stage are propagated to Driving Stage I and II to drive  $G_1$  and  $G_2$  respectively.





Fig. 5. Circuit implementation of analog controller.

With mismatch load, analog and digital controllers cooperate to lower  $V_{cm}$  ripple. The operation waveform and energy transferred to outputs are shown in Fig. 6(a) and (b). When  $I_{op}$  is larger than  $I_{on}$ ,  $M_2$  is turned on by the analog controller and  $M_1$  is turned off in  $\Phi_1$ . The energy delivered to  $V_{op}$  is equal to  $E_1+E_d$  while to  $V_{on}$  is equal to  $E_1-E_4+E_a$  since  $I_x$  is injected. When  $I_{op}$  is equal to  $I_{on}$ , digital controller dominates and turns off  $M_1$  and  $M_2$  in  $\Phi_1$ . In this scenario, energy transferred to  $V_{op}$  and  $V_{on}$  are equal to  $E_2+E_e$  and  $E_2+E_b$  respectively. When  $I_{op}$  is smaller than  $I_{on}$ ,  $E_{op}$  and  $E_{on}$  will be equal to  $E_3+E_f$  and  $E_3+E_5+E_c$  respectively due to  $I_y$ . In each condition,  $M_1$  is turned off and  $M_2$  is fully turned on in  $\Phi_2$ .



$I_{op}, I_{on}$	$I_{op} > I_{on}$	$I_{op} = I_{on}$	$I_{op} < I_{on}$
$E_{op}$	$E_1 + E_d$	$E_2 + E_e$	$E_3 + E_f$
$E_{on}$	$E_1 + E_a$	$E_2 + E_b$	$E_3 + E_c$

Fig. 6. (a) A/D assisted operation and (b) energy transferred to outputs with A/D assisted compensator.

### B. Proposed gate-driven auto-calibration zero current detector (GDZCD)

In light load condition, the inductor current may fall below 0. If the power path cannot be disconnected in time, the circuit will face reverse inductor current issue, resulting in worse light load efficiency and overshoot voltage on switching node  $V_{x1}$ , causing overstress on  $M_3$ . Conventional ZCD [5] calibrates the source-body voltage ( $V_{sb}$ ) of mosfets. However, due to the parasitic BJT,  $V_{sb}$  will change when the converter is operated in CCM, and an additional time is required to calibrate back to the desired value when the converter changes from CCM operation to DCM operation.

To address these problems, this paper proposes the GDZCD which calibrates the gate voltage of  $M_2$  ( $V_{cali}$ ), as shown in Fig. 7.  $M_1$ - $M_5$  form the continuous comparator compares  $V_{on}$  and  $V_{x1}$ . With a higher value of  $V_{cali}$ , the comparator can operate faster. Pre-amplifier is composed of two sets of common-gate amplifier with interleaved inputs. The outputs of pre-amplifier ( $V_{pre1}$  and  $V_{pre2}$ ) are sent to the clocked comparator and wait for comparison. The outputs of clocked comparator are preset to logically high. When ZCD signal is asserted, the power switch  $M_3$  in ALB-SIBO converter is turned off and the one shot generator enables the clocked comparator for a predetermined time. If zero current is detected lately, UP will be asserted, the up/down (U/D) counter is enabled when  $EN = 1$ , and the 5-bit signal  $G[4:0]$  is incremented. In contrast, UP will be de-asserted and  $G[4:0]$  is decremented. By this operation, U/D counter only works when the ALB-SIBO converter operates in DCM mode. The voltage generator will generate 32 levels related

to  $V_b$ , and  $V_{cali}$  will be determined by  $G[4:0]$ ; the larger the value of  $G[4:0]$ , the higher the voltage of  $V_{cali}$ . With gate voltage calibration, the ZCD signal can be triggered in time to avoid reverse inductor current.




Fig. 7. Circuit implementation of gate-driven auto-calibration ZCD.

## IV. EXPERIMENTAL RESULTS

The proposed ALB-SIBO converter is fabricated in 0.15  $\mu\text{m}$  CMOS process with silicon area of 1.7 mm\*1.4 mm in Fig. 8. To test the functionality of A/D assisted compensator, the load of 1.8 A is applied at  $V_{on}$  side with  $I_{mis}$  of 50mA added at  $V_{op}$  as shown in Fig. 9(a). If the A/D assisted compensator isn't activated,  $V_{op}$  will lack energy and deviate from 1.8 V with  $\Delta V_{cm}$  of -22 mV. If the A/D assisted compensator is activated, the  $V_{op}$  is close to 1.8 V with  $\Delta V_{cm}$  of -2.6 mV. Besides, the average inductor current ( $I_{L,avg}$ ) is upshifted from 1.22 A to 1.27 A. When the loads of 1.8 A and 1.85 A are applied at  $V_{op}$  and  $V_{on}$  respectively as shown in Fig. 9(b),  $\Delta V_{cm}$  is downshifted from 25mV to -3.3 mV while  $I_{L,avg}$  is reduced from 1.24 A to 1.19 A due to the A/D assisted compensator.




Fig. 8. Chip micrograph.




Fig. 9. Measured outputs w/ and w/o A/D assisted compensator (a) when  $I_{op} > I_{on}$  ( $I_{op} = 1.85$  A,  $I_{on} = 1.8$  A) and (b) when  $I_{op} < I_{on}$  ( $I_{op} = 1.8$  A,  $I_{on} = 1.85$  A).

The heavy load transient with the load step of 800 mA/ $\mu\text{s}$  is shown in Fig. 10(a). The undershoot voltage of  $V_{op}$  and  $V_{on}$  is 84 mV with the recovery time of 7  $\mu\text{s}$  compared to 82 mV and 60  $\mu\text{s}$  with load step of 270 mA/ $\mu\text{s}$  in [4]. Although

the transient event occurs,  $\Delta V_{cm}$  is still remained around 0V. Furthermore, the overshoot voltage of  $V_{op}$  and  $V_{on}$  is both 68 mV with the load step of  $-800\text{mA}/\mu\text{s}$  and the recovery time is  $9\mu\text{s}$  as shown in Fig. 10 (b). The output ripple of  $V_{op}$  and  $V_{on}$  at  $I_{led}=300\text{mA}$  are 15 mV and 16 mV, respectively.  $I_{L,avg}$  at DCM condition is equal to  $(D+D') \cdot I_{led} / (2D+D')$ , where  $D$  is the duty cycle when  $I_L$  is in the rising slope and  $D'$  is the time when  $I_L$  is in the falling slope with respect to  $T_{clk}$ .




Fig. 10. (a) Measured heavy load transient waveforms ( $I_{op} = I_{on} = I_{led}$ ). (b) Measured light load transient waveforms ( $I_{op} = I_{on} = I_{led}$ ).

The calibration of GDZCD is shown in Fig. 11, and the reverse current is low to sub-1 mA. The procedure starts by setting  $G[4:0]=0$  and the reverse inductor current is  $-560\text{mA}$ . The GDZCD Calibration Controller gradually up-counts until its value becomes 26. The controller stabilizes the 5-bit signal between 25 and 26 to minimize reverse current to sub-1 mA.




Fig. 11. Measured GDZCD calibration procedure when  $I_{op} = I_{on} = I_{led} = 500\text{mA}$ .

The proposed ALB-SIBO converter achieves a peak efficiency of 95.2% at  $I_{led}=800\text{mA}$ , as shown in Fig. 12(a), representing a 0.7% improvement over [4] at  $I_{led}=120\text{mA}$ . Fig. 12(b) presents the maximum  $|\Delta V_{cm}|$  across varying temperatures with  $I_{mis} = 50\text{mA}$ , where the worst-case value is 4.8 mV at  $100^\circ\text{C}$  and  $I_{led}=1.8\text{A}$ . Table I compares the proposed converter with prior works, highlighting its superior performance: the lowest  $|\Delta V_{cm}|$  of 4.8 mV and highest efficiency of 95.2% at an output power of 6.48 W.

## V. CONCLUSION

The proposed ALB-SIBO converter achieves 95.2% peak efficiency and 6.48W maximum output power. With the help of A/D Assisted Compensator,  $|\Delta V_{cm}|$  is suppressed to 4.8 mV in the full range of  $I_{led}$  when encountering mismatch load between  $V_{op}$  and  $V_{on}$ . Thanks to the GDZCD, the reverse conduction current during DCM is suppressed to be sub-1 mA.




Fig. 12. (a) Measured efficiencies of prior arts and ALB-SIBO. (b) Measured maximum  $|\Delta V_{cm}|$  of proposed ALB-SIBO.

Table I. Performance comparison with previously published works.

	This work	[1] STOD13A	[3] ISSCC2020	[4] ISSCC 2024	[6] VLSI 2010
CMOS Tech.	0.15 $\mu\text{m}$	*N.A.	0.5 $\mu\text{m}$	0.18 $\mu\text{m}$	0.5 $\mu\text{m}$
Topology	ALB	Multi-Inductor	SET	Hybrid	SIBBIF
Typical $V_L$ [V]	12	3.7	3.7	3.7	3.7
$V_{op}/V_{on}$ [V]	1.8/-1.8	4.6/-4.9	4.6/-4.9	4.6/-4.9	4.6/-5.4
Frequency [MHz]	2	1.5	1.4	1.5	1.25
Max. $I_{led}$ [A]	1.8	0.25	0.3	0.5	0.3
Inductor	0.47 $\mu\text{H}$	4.7 $\mu\text{H}^2$	10 $\mu\text{H}$	2.2 $\mu\text{H}$	4.7 $\mu\text{H}$
Flying Capacitor	1 $\mu\text{F}^2$	*N.A.	*N.A.	4.7 $\mu\text{F}^2$	4.7 $\mu\text{F}$
Output Capacitor	4.7 $\mu\text{F}^2$	10 $\mu\text{F}^2$	10 $\mu\text{F}^2$	10 $\mu\text{F}^2$	10 $\mu\text{F}^2$
Peak Efficiency	95.2%	**89.5%	94.1%	94.5%	87.1%
Area [mm <sup>2</sup> ]	2.38	N.A.	1.46	1.19	5.75
Max. Output Power	6.48W	2.375W	2.85W	4.75W	3W
Max. $ \Delta V_{cm} $	4.8mV	150mV	150mV	150mV	400mV
Output ripple on $V_{op}/V_{on}$ @ $I_{led}$	15mV/16mV @ 300mA	**21mV/28mV @ 250mA	24.5mV/28mV @ 300mA	18mV/18mV @ 300mA	50mV/60mV @ 300mA
Undershoot / Recovery time @ load step	88mV / 7 $\mu\text{s}$ @ 800mA/ $\mu\text{s}$	N.A.	**292mV / 37 $\mu\text{s}$ @ 270mA/20 $\mu\text{s}$	**82mV / 60 $\mu\text{s}$ @ 270mA/5 $\mu\text{s}$	**150mV / 38 $\mu\text{s}$ @ 300mA/5 $\mu\text{s}$
Overshoot / Recovery time @ load step	68mV / 10 $\mu\text{s}$ @ -800mA/ $\mu\text{s}$	N.A.	**430mV / 60 $\mu\text{s}$ @ -270mA/20 $\mu\text{s}$	**78mV / 80 $\mu\text{s}$ @ -270mA/ $\mu\text{s}$	**100mV / 45 $\mu\text{s}$ @ -300mA/5 $\mu\text{s}$

\* Not reported in the paper\*\* Obtained from Figure \*\*\* Estimated from the paper

## REFERENCES

- [1] STMicroelectronics, "250 mA Dual DC-DC Converter for Powering AMOLED Displays," STOD13A Datasheet Rev. 1, Dec. 2011. Accessed on Jul. 4, 2024, <https://www.st.com/en/power-management/stod13a>.
- [2] X. Branca, et al., "Single-Inductor Bipolar-Outputs Converter for the Supply of Audio Amplifiers in Mobile Platforms," IEEE TPE, vol. 28, no. 9, pp. 4248-4259, Sept. 2013.
- [3] S. -W. Hong, et al., "11.6 A 1.46mm<sup>2</sup> Simultaneous Energy-Transferring Single-Inductor Bipolar-Output Converter with a Flying Capacitor for Highly Efficient AMOLED Display in 0.5 $\mu\text{m}$  CMOS," ISSCC, pp. 200-202, Feb. 2020.
- [4] J. Jin, et al., "8.1 A 94.5%-Peak-Efficiency 3.99W/mm<sup>2</sup>-Power-Density Single-Inductor Bipolar-Output Converter with a Concise PWM Control for AMOLED Displays," ISSCC, pp. 144-146, Feb. 2024.
- [5] Z. -Y. Yang, et al., "30.2 A 93.2%-Efficiency Multi-Input Bipolar Energy Harvester with 17.9 $\times$ MPPT Loss Reduction," ISSCC, pp. 440-442, Feb. 2023.
- [6] S. -W. Wang, et al., "High efficiency Single-Inductor Boost/Buck Inverting Flyback converter with hybrid energy transfer media and multi level gate driving for AM OLED panel," IEEE Symp. on VLSI Circuits, pp. 59-60, June 2010.