

# Two 5.6 mW Over-Neutralized 120 GHz Low-Noise Amplifiers in 14 nm FinFET CMOS

Puneet Singh<sup>1,2</sup>, Peter Baumgartner<sup>2</sup>, Hui Zhang<sup>2</sup>, Yuqi Liu<sup>3</sup>, Hua Wang<sup>3</sup>, Vadim Issakov<sup>1</sup>

<sup>1</sup>Technische Universität Braunschweig, Germany

<sup>2</sup>Intel Deutschland, Germany

<sup>3</sup>ETH Zurich, Switzerland

Email: puneet.singh@intel.com

**Abstract**—This paper presents two low noise amplifiers (LNAs) in 14 nm FinFET technology for D-band applications. FinFET transistors suffer from low gain at frequencies beyond 100 GHz. In addition, parasitic capacitance due to metal fill and high gate resistance makes it harder to design using this process at these frequencies. In this article, we present a device-centric design methodology. Additionally, the RC over-neutralization technique is employed to counteract the low device gain. Furthermore, we provide layout considerations, critical to tackle the parasitics associated with scaled FinFET processes and very high frequencies beyond 100 GHz. The proposed techniques and careful millimeter-wave layout have enabled achieving several metrics which advance the state-of-the-art. To the best of our knowledge, we report the lowest power consumption at 5.6 mW, and the lowest core area of 0.03 mm<sup>2</sup> for a D-band LNA. We report two LNA realizations, a narrowband LNA with 9 GHz bandwidth, 15.2 dB gain and 5.5 dB minimum measured noise figure (NF) and a 18 GHz wideband LNA with 12.7 dB gain and 5.8 dB minimum measured NF. To our knowledge, they are the first 14 nm FinFET LNAs at D-band in a commercially available technology.

**Index Terms**—FinFET, narrowband, neutralization resistance, Low Noise Amplifier (LNA), Noise Figure (NF), wideband

## I. INTRODUCTION

The demand for ultra-high data rates, driven by applications such as augmented reality [1] and various emerging millimeter wave (mmWave) radar [2] use cases, is propelling interest in the D-band (110-170 GHz). This spectrum, with a wide available bandwidth, offers a promising last-mile solution for dense user areas or targeted deployments in stadiums, factories, and airports.

Although III/V and SiGe HBT technologies offer superior RF performance, bulk CMOS is commercially viable due to its low cost, higher integration, and compact footprint. Most of the reported RF circuits in FinFET are at low frequencies [3], with more recent work on mmWave circuits [4], [5], [6], realized in 16 nm or 22 nm FinFET. Very few RF circuits have been reported in 14 nm FinFET [7] and to the best of the authors knowledge, this is the first reported 14 nm FinFET LNA operating in the D-band.

A recent D-band LNA in 22 nm SOI [1], demonstrated high gain and bandwidth using a 0.8 V supply. The design in [5] employed an active balun input stage to lower the noise figure and staggered tuning to achieve a 24% fractional bandwidth. In [2], RC overneutralization using explicit resistors helped increase gain per stage. Building on these approaches, we propose a

systematic methodology to bias and size devices for low-power operation and extend the RC overneutralization technique [8] to derive optimal RC values, while accounting for device parameters, routing resistance, and parasitic fill capacitance, impact of which increases significantly in advanced technology nodes. We introduce layout strategies that mitigate parasitics in FinFET processes at mmWave frequencies, enabling design of compact, low-power, and high-gain D-band LNAs.

## II. LNA DESIGN METHODOLOGY

### A. Device sizing and DC operating point

The optimal gate bias voltage and gate length for the SLVT transistor with high  $f_{\max}$  were determined using the Figure of Merit (FoM) introduced in [9], which maximizes gain-bandwidth product and is given by

$$\text{FoM} = f_T \frac{g_m}{I_D}. \quad (1)$$

Fig. 1 shows the lowest value of  $\text{NF}_{\min}$  and the maximum value of the FoM at the minimum gate length ( $l_{\min}$ ) and gate voltage of 340 mV. This combination ensures high gain and low noise at low bias currents for the LNA.




Fig. 1: Variation of FoM over gate bias voltage for different gate lengths ( $l_{\min} < l_1 < l_2 < 2l_{\min}$ ) of FinFET transistor at 120 GHz.

FinFETs suffer from low gain at high frequencies and exhibit higher performance degradation with increasing transistor size compared to equally sized planar transistors [4]. To overcome this limitation and ensure a high  $f_{\max}$ , small transistors with 4 fins and 8 fingers were chosen to realize individual unit cells of the neutralized differential pair (NDP).




Fig. 2: Schematic of neutralized differential pair.

### B. Gain enhancement using lossy overneutralization

The neutralized differential pair, shown in Fig. 2, utilizes high Q MOM capacitors for capacitive neutralization ( $C_n$ ). The inevitable equivalent series resistance (ESR) of these capacitor along with the parasitic cross-coupled routing resistance (TraceR) are modeled as a neutralization resistance ( $R_n$ ).

Lossy, capacitive over-neutralization [8] was used for LNAs in [2]. This gain enhancement technique decouples the dimensioning of  $C_n$  and  $R_n$ , enabling a wide range of suitable  $C_n$ - $R_n$  combinations for neutralization. In this work, we identify an appropriate set for the LNA through a few simple steps:

- For a fixed device size, unconditional stability ( $K_f > 1$ ) is achieved when  $C_n$  has a value between the two maxima of the  $G_{\max}$ - $C_n$  curve shown in Fig. 3a. Optimal neutralization for non-unilateral circuits is when  $C_n$  coincides with the peak of  $K_f$  ( $K_{f,\max}$ ). The ESR of the cross-coupled MOM capacitor imposes the lower limit on  $R_n$ .
- The  $G_{\max}$  heat map on the  $C_n$ - $R_n$  pre-layout plot from Fig. 3b, indicates that it predominantly peaks for  $C_n$  values beyond optimal neutralization [10], which we consider to be between the  $K_{f,\max}$  and  $K_f = 1$  loci.
- Conversely, Fig. 3c, indicates ( $NF_{\min}$ ) is lowest for under-neutralized differential pairs, i.e. for values of  $C_n$  between  $K_f = 1$  and  $K_{f,\max}$  loci respectively.
- A merit of single stage amplifier can be examined by looking at the term  $G_{\max}/NF_{\min}$  (the higher, the better).




Fig. 3: (a)  $G_{\max}$  and Rollett factor shown over  $C_n$  and variation of (b)  $G_{\max}$  (c)  $NF_{\min}$  and (d)  $\text{FoM}_{\text{stage}}$  over the  $C_n$ - $R_n$  pre-layout plot for the 9.2  $\mu\text{m}$  wide neutralized differential pair at 120 GHz.

Friis formula helps extend this approach to multi-stage amplifiers assuming the same stage size. Thus, we define a match-independent FoM as

$$\text{FoM}_{\text{two-stage}} = \frac{G_{\max}}{NF_{\min} + \frac{NF_{\min} - 1}{G_{\max}}}. \quad (2)$$

The  $G_{\max}$  consideration precedes that of  $NF_{\min}$  because a high gain stage of the amplifier would ensure an overall lower noise figure for a multi-stage amplifier.

- The  $\text{FoM}_{\text{two-stage}}$  heat map on the  $C_n$ - $R_n$  pre-layout plot, depicted in Fig. 3d, indicates the region in which the  $\text{FoM}_{\text{stage}}$  is highest for the respective  $R_n$  and  $C_n$  pairs. Finally, accounting for stability and PVT variations including trace resistance tolerances, can help converging on an appropriate  $C_n$ - $R_n$  pair for the LNA design.

Adopting this approach and accounting for parasitics due to metal fill and routing in post-layout, a 3.38 fF neutralization capacitor and 20  $\Omega$  neutralization resistance were realized.

### C. Unit cell layout

To neutralize MOS transistors, with a small parasitic  $C_{\text{gd}}$  of few femtofarad, a correspondingly small neutralization capacitor is required. This can be realized using single-metal MOM capacitors, which are susceptible to PVT variations and modeling inaccuracies [11]. Their small footprint opens up spaces within the unit cell, which is occupied by metal




Fig. 4: Interstage transformers (a) 3D model (b) simulated voltage transfer function from the input to the secondary side of T2.

fill. This increases the parasitic capacitance of the amplifier and shifts the operating region of the neutralized amplifier, a phenomenon common in FinFET's at mmWave frequencies.

To combat these issues, an area efficient approach of tripling the number of transistors in parallel within a unit cell was adopted, as shown in Fig. 2. This helped reduce the unit cell count by 67%, lower inductive phase and amplitude imbalances [12], improve the power per unit area and modularity of the unit cell. The Miller capacitance per unit cell triples, which requires larger MOM capacitors realized between multiple metal layers for neutralization. Reduction in open spaces reduced the metal fill, improving control over parasitic capacitance within the amplifier. The impact of process and mismatch variations of the MOM capacitor on unit cell and LNA circuit stability was analyzed through a post-layout, 400 sample, global Monte Carlo (MC) simulation. The MC simulation in the top left of Fig. 2 shows the unit cell may be unstable due to variations in the 3.38 fF MOM capacitor. However, when the unit cell is matched using lossy transformers within the circuit, the MC simulation in Fig. 5 shows both LNA cores are unconditionally stable at 120 GHz.




Fig. 5: Monte Carlo simulation for 3.38 fF MOM capacitor used in the amplifying stages of the (a) narrowband (NB) LNA (b) wideband (WB) LNA.




Fig. 6: Chip microphotograph of (a) narrowband LNA (b) wideband LNA.

The small FinFET device in the unit cell has a large gate resistance of  $92.8 \Omega$ , due to their 3D structure, which also contributes to a  $NF_{min}$  of 2.27 dB at 120 GHz. Thin metal layer connections add resistance to the extrinsic transistor network, increasing the NF. A multi-tiered parasitic extraction and electromagnetic simulation approach ensured that parasitics due to routing, metal fill, and due to the matching networks were captured accurately and absorbed into the design approach.

#### D. Transformer-based matching networks

In this work, we use a single-metal, 1:1 spiral interleaved transformer [13] for the matching networks. A parametric cell of the interleaved transformer is optimized through an EM simulation procedure that maximizes the transducer power gain [14]. Capacitors are connected to the secondary centre-tap of the input balun for broadband balance compensation [15] and vice versa for the output balun. The narrowband interstage transformer has a primary and secondary inductance of 136 pH and 60.5 pH respectively. On the other hand, the inductances of the wideband interstage transformer is 189.5 pH and 84.4 pH at the primary and secondary, respectively. Both transformers have a similar coupling coefficient of around 0.36. Fig. 4a and Fig. 6 show the geometric differences between the matching networks. Fig. 4b shows the 27 GHz wideband response and 15 GHz narrowband response of the LNAs.




Fig. 7: Measured and simulated S-parameters of (a) NB LNA (b) WB LNA.




Fig. 8: Measured and simulated large signal parameters of (a) NB LNA (b) WB LNA.




Fig. 9: Measured and simulated noise figure of (a) NB LNA (b) WB LNA.

TABLE I: Comparison and performance summary of D-band LNA's

Ref.	Tech.	Top.	f <sub>0</sub> (GHz)	Gain (dB)	Min. meas. NF (dB)	Avg. NF (dB)	BW (GHz)	P <sub>dc</sub> (mW)	IP <sub>1dB</sub> (dBm)	Core Area (mm <sup>2</sup> )	FoM*	FoM <sub>AB</sub> **
Narrowband	14 nm FinFET	Diff.	120	15.2	5.5	6.5	9	5.6	-17.8	0.03	4.62	11.55
Wideband	14 nm FinFET	Diff.	120	12.7	5.8	6.5	18	5.6	-17.5	0.03	2.53	12.66
[1]	22 nm SOI	Diff.	130	17	6.5	≤ 8	24.8	60	-19	0.13	0.39	0.58
[2]	28 nm CMOS	Diff.	120	13.3	5.6	≤ 7	15	25.2	-17.3	0.03	0.72	3
[5]	16 nm FinFET	Diff.	200	12	8.3	≤ 9	48	28	-12.4	0.06	1.13	4.52

\* FoM =  $\frac{\text{Gain}(\text{lin.}) \cdot \text{IP}_{1\text{dB}}(\text{mW}) \cdot f_0(\text{GHz})}{(\text{NF}_{\text{min}}(\text{lin.}) - 1) \cdot P_{\text{dc}}(\text{mW})}$  \*\* FoM<sub>AB</sub> =  $\frac{\text{Gain}(\text{lin.}) \cdot \text{IP}_{1\text{dB}}(\text{mW}) \cdot \text{BW}(\text{GHz})}{(\text{NF}_{\text{min}}(\text{lin.}) - 1) \cdot P_{\text{dc}}(\text{mW}) \cdot \text{CoreArea}(\text{mm}^2)}$ , where A=Core Area (mm<sup>2</sup>) and B=Bandwidth (GHz).

### III. MEASUREMENT RESULTS

The narrowband and wideband LNAs occupy an area of 0.159 mm<sup>2</sup> and 0.167 mm<sup>2</sup>, respectively, yet having a similar core area of 0.03 mm<sup>2</sup>. Both LNAs are driven by a 0.8 V supply and have a very low measured power consumption of 5.6 mW.

The D-band setup comprising Rohde and Schwarz ZNA67, Vertigo Technologies Active loadpull setup, Infinity waveguide D-band probes, and VDI WR6.5 frequency extenders was used for S-parameter and large signal measurements. Additionally, the W-band setup consisting of Keysight PNA-X and Agilent W-band frequency extenders were used for the wideband LNA S-parameter measurements.

The measured and simulated results for both LNAs exhibit good correlation, as seen in Fig. 7. The peak measured gain for the narrow and wide band LNA are 15.2 dB at 121 GHz and 12.7 dB at 119 GHz, respectively. The output 1 dB compression of the narrow and wideband LNAs are -3.7 dBm and -5.5 dBm, respectively, both of which are shown in Fig. 8. The system shown in Fig. 10 was used for Y-factor noise figure measurements. The average in-band noise figure of the amplifiers was 6.5 dB at 120 GHz, as seen in Fig. 9. The variability in noise figure measurements can be attributed to the difficulty in doing on-wafer noise figure measurements [16].

Table I summarizes the performance of the LNA in this work and compares it to other state-of-the-art LNAs operating at D-band and G-band frequencies.

### IV. CONCLUSION

This paper presented a D-band LNA in 14 nm FinFET technology. The proposed device-centric and layout methodology along with lossy RC overneutralization resulted in the design of two LNAs exceeding the state of the art. The narrowband

LNA has a 9 GHz bandwidth, 15.2 dB gain and 5.5 dB NF and a wideband LNA with an 18 GHz bandwidth, 12.7 dB gain with 5.8 dB NF.

### REFERENCES

- [1] P. Hetterle, A. Engelmann, F. Probst, R. Weigel, and M. Dietz, "Design of a Low Voltage D-band LNA in 22 nm FDSOI," in *2022 17th EuMIC*. IEEE, 2022, pp. 252–255.
- [2] V. Lasserre *et al.*, "A 5.6 dB NF Two-Stage 110 - 125 GHz LNA Gain-Boosted by rc-over-neutralization for radar applications in 28 nm cmos," in *2024 IEEE BCICTS*, 2024, pp. 146–149.
- [3] E. Liu, B. Lin, C.-Y. Lu, and H. Wang, "Compact KiKa-Band Frontend PA and LNA in 16nm FinFET for Next Generation Digitally Intensive Arrays," in *2024 IMS 2024*, 2024, pp. 858–861.
- [4] B. Philippe and P. Reynaert, "24.7 a 15 dBm 12.8%-PAE compact D-band power amplifier with two-way power combining in 16 nm FinFET CMOS," in *2020 IEEE ISSCC*. IEEE, 2020, pp. 374–376.
- [5] E. Chou, N. Baniyadi, and A. Niknejad, "A 200 Ghz Wideband and Compact Differential LNA Leveraging an Active Balun Input Stage in 16nm FinFET Technology," in *2024 IEEE RFIC*, 2024, pp. 375–378.
- [6] W. Shin, S. Callender, S. Pellerano, and C. Hull, "A Compact 75 GHz LNA with 20 dB Gain and 4 dB Noise Figure in 22nm FinFET CMOS Technology," in *2018 IEEE RFIC*, 2018, pp. 284–287.
- [7] Y. Kim, P. Jang, J. Lim, W. Ko, S. Heo, J. Lee, and T. B. Cho, "A Ka-band Phase Shifting Low Noise Amplifier with Gain Error Compensation for 5G RF beam forming array using 14nm FinFET CMOS," in *2018 ISCAS*, 2018, pp. 1–4.
- [8] D. Simic and P. Reynaert, "Analysis and Design of Lossy Capacitive Over-Neutralization Technique for Amplifiers Operating Near f<sub>MAX</sub>," *IEEE TCAS I: Regular Papers*, vol. 68, no. 5, pp. 1945–1955, 2021.
- [9] A. Shameli and P. Heydari, "Ultra-low power RFIC design using moderately inverted MOSFETs: an analytical/experimental study," in *IEEE RFIC Symposium, 2006*. IEEE, 2006, pp. 4–pp.
- [10] Z. Deng and A. M. Niknejad, "A layout-based optimal neutralization technique for mm-wave differential amplifiers," in *2010 IEEE RFIC Symposium*, 2010, pp. 355–358.
- [11] Z. Huang and H. C. Luong, "Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators With C-2C Exponentially Scaling Switched-Capacitor Ladder," *IEEE TCAS I: Regular Papers*, vol. 64, no. 6, pp. 1299–1307, 2017.
- [12] M. Lauritano, P. Baumgartner, P. Singh, A. Ç. Ulusoy, and C. M. Guizan, "Systematic Design Methodology for CMOS Millimeter-Wave Power Amplifiers with an E-Band Fully Differential Implementation in 16-nm FinFET," *IEEE TMTT*, 2024.
- [13] R. Bajwa and M. K. Yapici, "Integrated on-chip transformers: recent progress in the design, layout, modeling and fabrication," *Sensors*, vol. 19, no. 16, p. 3535, 2019.
- [14] M. Lauritano, P. Baumgartner, A.-C. Ulusoy, and J. Aghassi-Hagmann, "Matching Network Efficiency: The New Old Challenge for Millimeter-Wave Silicon Power Amplifiers," *IEEE Microwave Magazine*, vol. 22, no. 12, pp. 86–96, 2021.
- [15] S. Li, B. Xia, X. Li, Y. Wang, X. Liu, and W. Chen, "Analysis and Design of Broadband Balance-Compensated Transformer Baluns for Silicon-Based Millimeter-Wave Circuits," *IEEE TCAS I: Regular Papers*, vol. 70, no. 8, pp. 3103–3116, 2023.
- [16] N. Messaoudi, S. Gao, M. W. Mansha, Y. Baeyens, M. Sayginer, S. Boumaiza, B. Hosein, and S. Shahrmanian, "Enhanced Accuracy in On-Wafer Noise Figure Measurements at Sub-Terahertz Frequencies," in *IEEE/MTT-S IMS 2024*, 2024, pp. 1024–1027.




Fig. 10: D-band on-wafer Noise Figure measurement setup.