

# 28M Weights×TOPs/W/mm<sup>2</sup> PCM-Based Analog in-Memory Computing Core with 8 512×512-Weight Layers in 28nm FD-SOI CMOS

M. Pasotti\*, R. Zurlo<sup>†</sup>, J.J. Bertolini Agnoletto\*, E. Calvetti\*, A. Antolini<sup>‡</sup>, L. Croce\*, G. Desoli\*, L. Iannelli<sup>§</sup>, A. Lico<sup>‡</sup>, R. Vignali<sup>§</sup>, F. Zavalloni<sup>‡</sup>, E. Franchi Scarselli<sup>‡</sup>, A. Cabrini<sup>§</sup>

\* STMicroelectronics, Agrate Brianza, Italy; <sup>†</sup> STMicroelectronics, Pavia, Italy;

<sup>‡</sup> ARCES-DEI, University of Bologna, Italy; <sup>§</sup> Dept. of Electrical, Computer and Biomedical Eng., University of Pavia, Italy.

**Abstract**—In-Memory Computing (IMC) hardware accelerators for Deep Neural Networks (DNNs) require massive quantity of coefficients stored in a single device to limit performance losses in multicore clusters. This aspect, generally neglected by prevalent Figure of Merits (FoM), can be addressed by Phase-Change Memory (PCM) technology thanks to its high density, scalability, non-volatility, and analog storage capability. This paper presents a PCM-based (Ge-rich GST) Analog-IMC macro designed for multilayer, drift-tolerant, and temperature-resilient computations. Fabricated in a 28nm FD-SOI CMOS process with 4M-cells array, the accelerator achieves a  $< 2.14\%$  error for Matrix-Vector-Multiplication (MVM) across a wide temperature range (from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ), offering an improvement, with respect to other state-of-the-art hardware accelerators, by a factor 3.5 estimated by means of a FoM defined as No. of Weights×TOPs/W/mm<sup>2</sup> (or storage-energy efficiency per area).

**Index Terms**—Analog in-Memory Computing (AiMC), Phase-Change Memory (PCM), drift and temperature compensation.

## I. INTRODUCTION

**D**ATA transfers are the most power-demanding operations in multicore clusters. For this reason, it is fundamental to maximize, in each core, density and size of the memory used to accommodate the large amount of parameters required for Deep Neural Network (DNN) [1]. When considering DNNs implemented in Analog in-Memory Computing (AiMC) cores based on Phase-Change Memory (PCM), the Matrix-Vector-Multiplication (MVM) accuracy is primarily impacted by two factors: voltage drops across the array (known as IR drop); and variations in matrix coefficients due to the physical properties of the memory cells [2]. Due to IR drop, the effective voltage applied to a memory cell changes depending on its position inside the array thus leading to cell current variations which limit the precision of the MVM operation. Analogously, variations of matrix coefficients, determined by conductance drift over time and/or temperature-induced fluctuations, affect programmed conductances thus degrading MVM reliability and accuracy.

Recent hardware solutions to enhance resilience to conductance drift include Reference-Cell Conductance Tracking (RCCT) [3] and differential weight architectures [4]. RCCT

uses reference cells to track and compensate for conductance drift, ensuring more stable computations, but sacrifices constant latency and energy efficiency. Differential weight architectures use pairs of PCM cells to represent weights differentially, mitigating conductance drift impact but requiring a narrow, high-conductance range for matrix coefficients, limiting system-level efficiency.

Post-processing strategies, such as those in [5], focus on models to capture temperature impacts on drift and conductance. These strategies show that simple array-level scaling can correct conductance shifts due to temperature and drift, preventing accuracy drops during inference in neural networks. However, these strategies are constrained by operating temperature and requires recurrent evaluation of the rescaling factor, making it unsuitable for environments with significant temperature fluctuations. Relying solely on rescaling reduces the effective ADC dynamic range during computation.

This work introduces several solutions to address these challenges. It allows 512×512 signed MVMs to be executed across 8 distinct coefficient layers managed through column decoding, significantly increasing weight density to approximately 2 million weights on a single core. A Bit-Line Biasing Circuit (BL-BC) compensates for resistive drop caused by layer decoding, improving precision by 20% as compared to conventional methods.

To minimize coefficient variations, the computing architecture employs current-biased RCCT with matched computing elements for temperature compensation and Output Digital Rescaling (ODR) to recover drift-induced errors. This ensures constant computation time, compensates for frequency variations, and is effective over a wide range of conductance values, providing higher energy efficiency. Results show consistent core performance across a wider temperature range compared to state-of-the-art solutions.

## II. AiMC ARCHITECTURE AND MVM COMPUTATION

The AiMC core (Fig. 1 and Fig. 2) incorporates 4 PCM Reference Local Arrays (RLAs) for RCCT and binary storage, along with 16 PCM Computational Local Arrays (CLAs), each consisting of 256 rows and 1024 columns. At the bottom of the arrays, 32 Digital Sense Amplifiers (DSAs) are employed





TABLE I  
COMPARISON WITH STATE-OF-THE-ART.

	[7]	[8]	[9]	[10]	This work
CMOS Technology	22nm	28nm	28nm	14nm	<b>28nm</b>
Memory Technology	ReRAM	Digital	MRAM	PCM	<b>PCM</b>
Weight Unit Cell	1T1C	Register based	Pseudo 2T 2MTJ	8T4R	<b>2T2R</b>
Input/Output precision	FP16/FP32	8/8 bit	9/5 bit	8/8 bit	<b>8/11 bit</b>
Weights precision	FP16	8 bit	9 bit	analog	<b>analog</b>
Operating Temperature	Not specified	Not specified	-25/+85°C	Not specified	<b>-40/+125°C</b>
MVM error	Not specified	NA	Not specified	1.94 / NA % (27/125°C)	<b>1.7 / 2.14% (27/125°C)</b>
Throughput [TOPs]	0.86	3.86	Not specified	1	<b>1.7*</b>
Energy Efficiency [TOPs/W]	65.5	83.23	41.5	10.5	<b>24*,†</b>
Core Area [mm <sup>2</sup> ]	8.2	1.41	4.5	0.64	<b>1.7</b>
Number of weights (NW)	1M	16K	223K	65.5K	<b>2M</b>
FoM [NW×TOPs/W/mm <sup>2</sup> ]	8M	1M	2.05M	1.1M	<b>28M*,†</b>

\* Evaluated @ GC = 1GHz; † Including DACs/ADCs power consumption.




Fig. 8. Implementation of a DNN for MNIST image classification (a). NN accuracy evolution over time and temperature (b). Test-chip photo (c).

MVM operation, which demonstrates the effectiveness of the proposed solution.

The combined effects of RCCT and ODR are shown in Fig. 7. More specifically, Fig. 7a provides the results of the MVM operations (collected at T0, see Fig. 6a) with RCCT and ODR enabled. The corresponding normalized errors  $\varepsilon_{MVM}$  (calculated as specified in the figure inset with  $z$  defined as in Fig. 1) are given in Fig. 6b which shows a measured  $\sigma$  of the normalized errors  $\varepsilon_{MVM}$  approximately equal to 1.3%. The results of MVM operations (collected after B5, see Fig. 6a) with RCCT and ODR enabled are provided (for two different temperatures) in Fig. 7c. Additionally, the evolution of the measured  $\sigma$  of the normalized errors  $\varepsilon_{MVM}$  during the annealing sequence is finally given in Fig. 7d. To evaluate the worst cases of the normalized errors after completing the annealing sequence (i.e., after B5) Fig. 7d also provides the same measurements at -40°C and 125°C.

The presented AiMC core has been used to map a multilayer DNN for MNIST dataset classification, achieving drift- and temperature- quasi-invariant accuracy (Fig. 8). As reported in

Table I, our solution combines high MVM resilience with a storage-energy efficiency per area (a suitable FoM has been introduced to this end in Table I) larger than 3.5 times when compared to state-of-the-art hardware accelerators [7]–[10].

## VI. CONCLUSIONS

In this paper, a test chip for AiMC using PCM cells for multilayer neural network, drift-tolerant, and temperature-resilient computations has been presented. The proposed AiMC core has been manufactured in a 28nm FD-SOI CMOS process with an array of 4M-cells, achieving a less than 2.14% MVM error over a temperature range from -40°C to 125°C. Measured data show an improvement, with respect to other state-of-the-art hardware accelerators, by a factor 3.5 estimated by means of a FoM defined as No. of Weights×TOPs/W/mm<sup>2</sup>.

## REFERENCES

- [1] S. Ambrogio, *et al.*, “An analog-AI chip for energy-efficient speech recognition and transcription,” *Nature*, vol. 620, pp. 986–992, 2023.
- [2] M. Bertuletti, *et al.*, “A multilayer neural accelerator with binary activations based on phase-change memory,” *IEEE Trans. on Electron Devices*, vol. 70, no. 3, pp. 986–992, 2023.
- [3] A. Antolini, *et al.*, “A readout scheme for PCM-based analog in-memory computing with drift compensation through reference conductance tracking,” *IEEE Open J. of the Solid-State Circ. Soc.*, vol. 4, pp. 69–82, 2024.
- [4] L. Pistolesi, *et al.*, “Differential phase change memory (PCM) cell for drift-compensated in-memory computing,” *IEEE Trans. on Electron Devices*, vol. 71, no. 12, pp. 7447–7453, 2024.
- [5] I. Boybat, *et al.*, “Temperature sensitivity of analog in-memory computing using phase-change memory,” in *2021 IEEE Int. Electron Dev. Meeting (IEDM)*, 2021, pp. 28.3.1–28.3.4.
- [6] F. Arnaud, *et al.*, “Truly innovative 28nm FDSOI technology for automotive micro-controller applications embedding 16MB phase change memory,” in *2018 IEEE Int. Electron Dev. Meeting (IEDM)*, 2018, pp. 18.4.1–18.4.4.
- [7] T.-H. Wen, *et al.*, “34.8 a 22nm 16Mb floating-point ReRAM compute-in-memory macro with 31.2TFLOPS/W for AI edge devices,” in *2024 IEEE Int. Solid-State Circ. Conf. (ISSCC)*, vol. 67, 2024, pp. 580–582.
- [8] Y. Wang, *et al.*, “34.1 a 28nm 83.23TFLOPS/W POSIT-based compute-in-memory macro for high-accuracy AI applications,” in *2024 IEEE Int. Solid-State Circ. Conf. (ISSCC)*, vol. 67, 2024, pp. 566–568.
- [9] H. Cai, *et al.*, “33.4 a 28nm 2Mb STT-MRAM computing-in-memory macro with a refined bit-cell and 22.4 - 41.5TOPS/W for AI inference,” in *2023 IEEE Int. Solid-State Circ. Conf. (ISSCC)*, 2023, pp. 500–502.
- [10] R. Khaddam-Aljameh, *et al.*, “HERMES core – a 14nm CMOS and PCM-based in-memory compute core using an array of 300ps/lsb linearized cco-based adcs and local digital processing,” in *2021 Symp. on VLSI Circ.*, 2021, pp. 1–2.