

Cryogenic performance assessment of FD-SOI transistors with counter-doped channel

Phanish Chava^{*§}, Heidrun Alius[§], Thomas Gneiting[§], Thomas Heide[‡], Peter Javorka[†], Matthias Kessler[†], Maximilian Lederer[#], Steffen Lehmann[†], Maik Simon[#], Meng Su[§], Patrick Vliex[§], Stefan van Waasen^{§¶}, Christian Witt[‡], Dennis Zetzsche[‡].

[§]*Integrated Computing Architectures (PGI-4), Forschungszentrum Jülich GmbH, 52428 Jülich, Germany*

[§]*AdMOS GmbH, 72636 Frickenhausen, Germany*

[‡]*Racyics GmbH, 01069 Dresden, Germany*

[†]*GlobalFoundries, 01109 Dresden, Germany*

[#]*Fraunhofer IPMS, Center Nanoelectronic Technologies (CNT), 01109, Dresden, Germany*

[¶]*Faculty of Engineering, Communication Systems, University Duisburg-Essen, 47057 Duisburg, Germany*

[‡]*GlobalFoundries, 3001 Leuven, Belgium*

Abstract—We investigate the cryogenic performance of Fully Depleted Silicon-on-Insulator (FD-SOI) transistors, focusing on devices featuring counter-doped channels. We explore counter-doping as a potential strategy to mitigate the increased threshold voltage at cryogenic temperatures, aiming to reduce power consumption. We extract key performance metrics such as threshold voltage, subthreshold swing, and other relevant parameters from cryogenic measurements, and compare them against conventional FD-SOI devices. Our results demonstrate that counter-doping enables effective threshold voltage control without compromising electrical performance, positioning it as a promising solution for ultra-low-power cryogenic CMOS optimization in scalable quantum computing applications.

Index Terms—Fully Depleted Silicon-on-Insulator (FD-SOI), Cryogenic CMOS, Counter-Doping, Threshold voltage, MOS-FET, and Quantum Computing.

I. INTRODUCTION

Cryogenic-CMOS is an emerging field with significant potential to drive advancements in large-scale quantum systems[1, 2] as well as high-energy physics[3]. Among the state-of-the-art CMOS technologies, Fully Depleted Silicon-on-Insulator (FD-SOI) is a strong candidate for addressing the demands of cryogenic environments. The FD-SOI technology offers superior electrostatic control, lower power consumption, and enhanced performance compared to bulk CMOS devices, making them well-suited for both analog and digital applications at cryogenic temperatures[4]. Predominantly, the technology’s inherent back-biasing capability allows for dynamic threshold voltage (V_T) adjustment[5], enabling further optimization of performance and power efficiency, especially at cryogenic temperatures.

While back-biasing is an effective approach for V_T tuning, one significant disadvantage is the potential increase in leakage currents, particularly when the back-bias voltage is not properly restricted at higher voltages. Alternatively, approaches

based on process modifications like backplane doping[6–8], gate-stack engineering[9–11], and channel counter-doping[12–15] can be used in combination with back-biasing to fine-tune the threshold voltage, thereby delivering a multi- V_T ultra-wide voltage range of operation. The performance and effectiveness of these techniques remain largely unexplored, particularly at cryogenic temperatures, where changes in dopant ionization levels and carrier freeze-out effects can significantly impact the device characteristics. This highlights the need for a detailed evaluation of these devices under cryogenic conditions.

In this work, we specifically focus on the cryogenic performance of transistors with a counter-doped channel. Through extensive electrical characterization, we extract and analyze key performance metrics at cryogenic temperatures, comparing them to those of conventional FD-SOI transistors. Our findings indicate a slight degradation in the off-state performance of nMOS devices, possibly due to the higher implantation dose used for nMOS compared to pMOS. However, at cryogenic temperatures, we observed no significant changes or degradation in critical parameters, such as transconductance and subthreshold swing. Overall, counter-doping proves to be a highly effective technique for V_T compensation, with a reduction of approximately 150 mV to 200 mV for counter-doped devices at zero back-bias (ZBB) without sacrificing electrical performance. This demonstrates the potential of counter-doping for optimizing device operation in cryogenic environments while maintaining low power consumption.

II. METHODOLOGY AND SAMPLE DETAILS

We performed measurements on two distinct wafers, both fabricated using an FD-SOI process of GlobalFoundries. The first wafer features a more conventional-like FD-SOI channel, while the second incorporates a counter-doped channel, achieved through an additional dopant implantation step into the SOI channel. For simplicity, we refer to the former as the ‘standard’ wafer and the latter as the ‘doped’ wafer.

^{*}Corresponding author: p.chava@fz-juelich.de




Fig. 1. (a-b) Measured transfer curves and (c-d) output curves of pMOS and nMOS transistors respectively at 8 K and 298 K. Curves are recorded in the linear mode ($|V_{D,lin}|$) and at $V_B = 0$. The currents are normalized to the maximum value.

For both wafers, transistors with different device dimensions were characterized from room temperature (RT) down to a base temperature of 8 K, including intermediate temperature steps. DC current-voltage (I-V) characteristics were obtained at each temperature step for different bias configurations, including the forward body biasing (FBB) conditions. We used an AttoDRY800 closed-cycle cryostat combined with a Keysight B1500 Semiconductor Analyzer to cool down the samples and record the I-V measurements respectively[16].

Although a wide selection of lengths and widths of these transistors were measured, only the small gate-length devices with approximately 4:1 width-to-length ratio, are discussed in this paper.

III. DC CRYOGENIC CHARACTERIZATION

The transfer characteristics of both ‘standard’ and ‘doped’ transistors measured at room temperature (RT) and 8 K are presented in Figure 1(a) and (b). These measurements were taken with zero back bias (ZBB) and in the linear mode of operation, i.e. at a minimal drain-source voltage ($|V_{D,lin}|$). At 8 K (blue traces), the transfer curves for both ‘standard’ and ‘doped’ devices shift towards higher absolute gate voltages ($|V_G|$).

A steeper transition from off- to on-state is observed at 8 K compared to RT due to the expected reduction of thermal voltage and phonon scattering. This also translates directly to the relatively higher currents at RT (red traces) for $V_G = 0$ V. The curves of the ‘doped’ devices (with filled markers) are shifted toward lower gate voltages at both RT and 8 K as compared to that of the standard devices, indicating a clear reduction of V_T induced by the counter-doping process.

Figure 1(c) and (d) show a comparison of output curves for the same devices in Figure 1(a) and (b) respectively. Current gain due to both cryogenic environment and counter-doping




Fig. 2. Measured transfer curves of (a) pMOS and (b) nMOS transistors at 8 K for different forward body bias conditions. Curves are recorded in the linear mode ($|V_{D,lin}|$). The currents are normalized with respect to the maximum value.

effect is observed for both pMOS and nMOS devices. The current gain due to temperature for pMOS devices is comparatively smaller than that observed for nMOS devices. This is attributed to the differences in carrier mobility enhancement between electrons and holes at cryogenic temperatures.

Figure 2 shows the transfer curves for FBB configurations highlighting the impact of back bias on both ‘standard’ and ‘doped’ devices at 8 K. Evidently, the curves are shifted towards lower $|V_G|$ with increasing $|V_B|$ value, illustrating the uniform threshold control using FBB for both ‘standard’ and ‘doped’ devices. It can also be seen that applying a higher FBB to the ‘doped’ nMOS device forces the devices to remain almost in the on-state.

IV. PARAMETER EXTRACTION

Using the measured I-V curves discussed in section III, critical device parameters are extracted and compared for both ‘standard’ and ‘doped’ devices. At first, we extracted the V_T values for the devices at all the bias configurations and temperature steps. The threshold voltages were determined using the constant current method[17]. In our case, we opted for a relatively higher reference level compared to the typical order of 1×10^{-7} A. This choice was made because the ‘doped’ devices exhibit significantly higher off-state currents than this typical level, leading to a negative V_T value, where we lack the measured data.

The V_T shifts observed towards lower values (as seen in Figure 2) with increasing FBB become even more apparent in Figure 3, which displays the extracted V_T values at 8 K plotted along with RT data. In general, a reduction of approximately 150 mV to 200 mV in V_T is observed due to counter-doping. It can be seen that the V_T values for the ‘standard’ device at RT (red circles) and the ‘doped’ device at 8 K (blue discs) are nearly aligned. This is seen for both nMOS and pMOS cases indicating an almost perfect compensation of the V_T at 8 K to match the ‘standard’ RT behavior.

Furthermore, we extracted the body factors or the back-bias coefficients from the slopes of the data in Figure 3 as $\gamma = |\Delta V_T / \Delta V_B|$. These values are summarized in Table I, and agree with the already reported values for conventional short-channel FDSOI devices measured at both RT and cryogenic temperatures[18, 19]. The lower γ values for pMOS devices are expected because the position of the inversion layer




Fig. 3. Extracted threshold voltage values of (a) pMOS and (b) nMOS transistors plotted against the applied back-bias at 8 K and 298 K. The values are extracted at $|V_{D,lin}|$.

TABLE I
ABSOLUTE VALUES OF BODY FACTOR (γ) AT RT AND CT FOR
'STANDARD' AND 'DOPED' DEVICES. ALL VALUES ARE IN mV V^{-1} .

Die Type	pMOS		nMOS	
	8 K	298 K	8 K	298 K
Standard	78.4	67.2	89.2	85.7
Doped	63.5	61.6	72.6	81.1

in the channel varies depending on the type of carriers and the channel material[20]. Additionally, the γ values for 'doped' transistors are also lower in comparison to the 'standard' devices for both pMOS and nMOS cases irrespective of temperature indicating a lower sensitivity of the back bias to the V_T .

Concerning the temperature dependence of the threshold voltage, Figure 4 shows the extracted V_T values at ZBB for linear ($|V_{D,lin}|$) and saturation ($|V_{D,sat}|$) modes. A common trend of V_T saturation towards cryogenic temperatures ($T < 50$ K) is observed for all the devices due to carrier freeze-out irrespective of the applied drain-source voltage. The V_T values extracted in the saturation mode are roughly 50 mV to 70 mV higher than the values in the linear mode because of the reduced potential barrier at $|V_{D,sat}|$. The difference in V_T values between 'standard' and 'doped' devices remains more or less the same across both pMOS and nMOS transistors throughout the entire temperature range. pMOS devices consistently exhibit a threshold voltage around 100 mV to 150 mV higher than that of nMOS devices as this is process-defined.

Figure 5 shows the peak transconductance (g_{m-peak}) values plotted against temperature extracted in both linear and saturation modes. The g_{m-peak} parameter indicates optimal current-driving capability and plays a critical role in determining gain, speed, and frequency response in analog circuits. A similar temperature dependence is also seen for the g_{m-peak} as seen in the case of V_T in Figure 4. However, the values of g_{m-peak} for the 'standard' and 'doped' devices are comparable without large deviations for all temperatures. This suggests that the counter-doping process has minimal or no impact on the g_{m-peak} metric. On the contrary, a current gain of roughly 20% is observed because of the counter-doping, which can be seen from the extracted on-current values from Figure 6(a).




Fig. 4. Extracted threshold voltage values of (a) pMOS and (b) nMOS transistors plotted against the temperature at ZBB ($V_B = 0$ V).




Fig. 5. Peak transconductance values of (a) pMOS and (b) nMOS transistors plotted against the temperature at ZBB ($V_B = 0$ V). The transconductance values are normalized with respect to the maximum value.

The off-current (Figure 6(b)) exhibits minimal sensitivity to the counter-doping for the pMOS device, while the nMOS device shows an increased off-current, likely due to a higher implantation dose. As expected, the off-currents are increasing with temperature due to the increased thermal energy of the carriers.

The subthreshold swing (SS) was extracted first for all data points in the subthreshold region as $SS = \partial V_G / \partial (\log_{10} I_D)$ for at least two orders of magnitude. The average of these values is plotted as SS_{avg} against temperature in Figure 7. It is important to note that for higher back bias, the off-currents are particularly high, especially for nMOS devices. As a result, the extracted SS values may not be fully confined to the subthreshold regime.

In general, a decreasing trend in the SS_{avg} is observed as the temperature decreases. Additionally, the plot shows the ideal SS values plotted against temperature as per the Boltzmann limit, obtained from $SS = \ln(10)kT/q$ where k is the Boltzmann constant, T is the temperature, and q is the elementary charge. Deviations from the ideal linear behavior can be seen for both 'doped' and regular devices, with the experimental values diverging from the theoretical curve, particularly at lower temperatures. This deviation, typically called SS saturation, has been consistently reported for transistors fabricated in different technologies[21] and is primarily attributed to the interfacial defects. Minor degradation of SS is seen for the 'doped' devices which is a direct consequence of the increased off-currents. However, this could be improved by further optimization of the counter-doping process.




Fig. 6. Extracted (a) on- and (b) off-currents of pMOS and nMOS transistors plotted against the temperature at ZBB ($V_B = 0$ V). The on-current is extracted at $|V_G| = |V_D| = |V_{D,sat}|$ V and the off-current is extracted at $|V_G| = 0$ V.




Fig. 7. Extracted SS of (a) pMOS and (b) nMOS transistors plotted against the temperature at zero back-bias ($V_B = 0$ V).

V. CONCLUSION

In summary, this work demonstrates the potential of channel counter-doping as an effective technique for tuning the threshold voltage of FD-SOI transistors, particularly in cryogenic environments. By enabling precise adjustments to the threshold voltage, counter-doping offers greater control over transistor behavior, which is crucial for optimizing power consumption and performance in systems constrained by the limited cooling power of dilution refrigerators. We roughly estimate that a 200 mV reduction in V_T could enable a 10-20% reduction in supply voltage, leading to approximately 20-30% dynamic power savings. While these results are encouraging, further investigation is needed to refine counter-doping levels to mitigate potential increases in leakage currents. Other factors such as noise characteristics, device variability, and mismatch issues require further exploration. Nevertheless, our work provides a starting point for the evaluation of counter-doped devices, especially at cryogenic temperatures.

ACKNOWLEDGMENT

The authors acknowledge financial support from the German Federal Ministry of Education and Research (BMBF), under the program ‘Quantum technologies - from basic research to market’, project QSolid (Grant No. 13N16149).

REFERENCES

- [1] E. Charbon et al., “Cryo-CMOS for quantum computing,” in *IEEE IEDM*, 2016, pp. 13.5.1–13.5.4.
- [2] J. Anders et al., “CMOS Integrated Circuits for the Quantum Information Sciences,” *IEEE TQE*, pp. 1–30, 2023.

- [3] D. Braga et al., “Cryogenic Electronics Development for High-Energy Physics: An Overview of Design Considerations, Benefits, and Unique Challenges,” *IEEE MSSC*, no. 2, pp. 36–45, 2021.
- [4] R. Carter et al., “22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications,” in *IEEE IEDM*, 2016, pp. 2.2.1–2.2.4.
- [5] S. Höppner et al., “Adaptive body bias aware implementation for ultra-low-voltage designs in 22FDX technology,” *IEEE TCS*, no. 10, pp. 2159–2163, 2019.
- [6] J.-P. Noel et al., “A simple and efficient concept for setting up multi-V T devices in thin BOX fully-depleted SOI technology,” in *IEEE ESSDERC*, 2009, pp. 137–140.
- [7] E. M. Bazizi et al., “Impact of backplane configuration on the statistical variability in 22nm FDSOI CMOS,” in *2015 SISPAD*, 2015, pp. 345–348.
- [8] T. Xie et al., “Characterization of 22 nm FDSOI nMOSFETs With Different Backplane Doping at Cryogenic Temperature,” *IEEE JEDS*, pp. 1030–1035, 2021.
- [9] O. Weber et al., *Transistors with various levels of threshold voltages and absence of distortions between nMOS and pMOS*, US Patent 9,099,354, 2015.
- [10] O. Weber et al., “Gate stack solutions in gate-first FDSOI technology to meet high performance, low leakage, V T centering and reliability criteria,” in *2016 IEEE VLSIT*, 2016, pp. 1–2.
- [11] C. Xu et al., “Threshold Voltage Tuning Of 22 nm FD-SOI Devices Fabricated With Metal Gate Last Process,” in *2019 ICICDT*, 2019, pp. 1–4.
- [12] R. Nagai et al., “Low Voltage, High Gain, 0.2 μ m NMOS-FETs by Channel Counter Doping with As,” in *SSDM*, 1992, pp. 695–696.
- [13] T. Enda et al., “Alleviation of subthreshold swing and short-channel effect in buried-channel MOSFETs: The counter-doped surface-channel MOSFET structure,” *Electronics and Communications in Japan*, no. 11, pp. 43–50, 1996.
- [14] K. Suzuki, “A simple analytical model of counter doping in a uniformly and heavily doped channel region of MOSFETs,” *Solid-State Electronics*, no. 12, pp. 1903–1911, 1997.
- [15] C. Buj-Durfournet et al., “Counter-doping as a solution for multi-threshold voltage on FDSOI MOSFETs with a single TiN/HfO₂ gate stack,” in *SSDM*, 2009, pp. 12–13.
- [16] P. Chava et al., “Evaluation of cryogenic models for FDSOI CMOS transistors,” in *16th IEEE WOLTE*, 2024.
- [17] A. Ortiz-Conde et al., “Revisiting MOSFET threshold voltage extraction methods,” *Microelectronics Reliability*, no. 1, pp. 90–104, 2013.
- [18] B. C. Paz et al., “Performance and low-frequency noise of 22-nm FDSOI down to 4.2 K for cryogenic applications,” *IEEE TED*, no. 11, pp. 4563–4567, 2020.
- [19] H.-C. Han et al., “Back-gate effects on DC performance and carrier transport in 22 nm FDSOI technology down to cryogenic temperatures,” *Solid-State Electronics*, p. 108 296, 2022.
- [20] J.-P. Noel et al., “Multi- V_T UTBB FDSOI Device Architectures for Low-Power CMOS Circuit,” *IEEE TED*, no. 8, pp. 2473–2482, 2011.
- [21] H. Bohuslavskyi et al., “Cryogenic Subthreshold Swing Saturation in FD-SOI MOSFETs Described With Band Broadening,” *IEEE EDL*, no. 5, pp. 784–787, 2019.